期刊文献+

电可擦除存储器单元的模型 被引量:2

EEPROM Cell Model and Its Application
下载PDF
导出
摘要 本文采用绝大多数模拟器中已有模型的器件建立EEPROM 单元器件的等效电路的模型,利用本模型对EEPROM 单元的擦、写、读进行了任意组合的瞬态模拟。 This paper set up a new model of EEPROM cell,which can be used to do transient simulation of ERASE,WRITE and READ of EEPROM cells. The model is verified by comparison of the measured results and simulated results.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 1999年第9期786-791,共6页 半导体学报(英文版)
基金 国家经贸委产学研资助
  • 相关文献

参考文献1

  • 1Kuo C,IEEE J Solid State Circuits,1982年,5C-17期,821页

同被引文献13

  • 1于宗光,许居衍,魏同立.EEPROM失效机理初探[J].固体电子学研究与进展,1997,17(2):127-133. 被引量:5
  • 2Paul Hasler, TorS Lande. Overview of Floating- gate Devices, Circuits and Systems. IEEE Transactions on Circuits and Systems. 2001, 48 (1).
  • 3Sucin P I,Cox B P,Rinerson D D,et al.Cell model for EEPROM floating-gate memories.In:IDEM Tech Dig.San Fracisco,1982:737
  • 4Kuo C,Yeargain J R,Downney W J,et al.IEEE J Solid-State Circuits,1982,5c-17:821
  • 5Lenzlinger M,Snow E H.Fowler-Nordeim tunneling in thermally grown SiO2.J Appl Phys,1969,40:278
  • 6Brown W D,Brewer J E.Nonvolatile semiconductor memory technology.The Institute of Electrical and Electronics Engineers,Inc,New York
  • 7Bhattacharyya A.Modelling of write/erase and charge retention characteristics of floating gate EEPROM devices.Solid-State Electron,1984,10:899
  • 8Cricchi J R,Blaha F C,Fitzpatrick M D.The drain-source protected MNOS memory device and memory endurance.IEEE IEDM Tech Dig,1973:126
  • 9Landers G.5-V-only EEPROM mimics static RAM timing.Electronics,1980:127
  • 10Harari E,Schmitz L,Troutman B,et al.A 256bit non-volatile static RAM.IEEE ISSCC Dig Tech,1978:108

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部