期刊文献+

优化NoC性能的存储和通信压缩

Combinations of Storage and Communication Compression to Optimize NoC Performance
下载PDF
导出
摘要 文中针对NoC体系结构,提出了两种数据压缩技术,被称为高速缓存压缩和网络接口控制器(NIC)内的压缩.性能实测结果指示压缩能够使NoC设计在较低的网络延迟、较低的功耗和改进应用性能等方面获得优势. Two data compression techniques are presented,called cache compression and compression in the network interface controller(NIC),for NoC architectures.Performance results indicate that compression can benefit the NoC design in terms of lower network latency,lower power consumption and improved application performance.
出处 《微电子学与计算机》 CSCD 北大核心 2011年第3期190-194,共5页 Microelectronics & Computer
关键词 片上网络 高速缓存 网络接口控制器 压缩 network-on-chip(NoC) cache network interface controller(NIC) compression
  • 相关文献

参考文献7

  • 1王剑,王宏,杨志家.NOC路由节点VLSI设计[J].微电子学与计算机,2010,27(1):9-12. 被引量:3
  • 2Kim J, Nicopoulos C, Park D. A gracefully degrading and energy-efficient modular router architecture for on -chip networks[C]// Proceedings of the 33rd Annual International Symposium on Computer Architecture. Boston.. IEEE, 2006:4-15.
  • 3谭耀东,刘有耀,杜慧敏,韩俊刚.片上网络节点编码的设计和在路由方面的应用[J].微电子学与计算机,2008,25(6):4-8. 被引量:3
  • 4赖明澈,王志英,戴葵.基于路由器解析式模型的NoC网络性能分析方法[J].计算机辅助设计与图形学学报,2009,21(3):339-345. 被引量:4
  • 5姚放吾,翟欣虎.一种分层结构的片上网络路由设计[J].微电子学与计算机,2009,26(11):112-116. 被引量:2
  • 6Das R, Mishra A K, Nicopoulos C, et ak Performance and power optimization through data compression in networkon-chip architectures[C]//Proceedings of the 14th liner- national Symposium on High Performance Computer Architecture Salt Imke City: IEEE, 2008:215-225.
  • 7Alameldeen A R, Wood D A. Interactions between compression and prefetching in chip multiprocessors[C]// Proceedings of the 13th International Symposium on High-Performance Computer Architecture. Phoenix: IEEE, 2007:228-239.

二级参考文献29

  • 1魏建军,康继昌,雷艳静.NOC的平衡设计[J].微电子学与计算机,2007,24(5):54-57. 被引量:11
  • 2Dally W J, Towles B. Route packets, not wires: on-chip interconnection networks [C] //Proceedings of the 38th Design Automation Conference, Las Vegas, 2001 : 683-689
  • 3Dally W J. Performance analysis of k-ary n-cube interconnection networks [J]. IEEE Transactions on Computers, 1990, 39 (6) : 775-785
  • 4Adve V S, Vernon M K. Performance analysis of mesh interconnection networks with deterministic routing [J]. IEEE Transactions on Parallel and Distributed Systems, 1994, 5(3): 225-246
  • 5Agarwal A. Limits on interconnection network performance [J]. IEEE Transactions on Parallel and Distributed Systems, 1991, 2(4): 398-412
  • 6Hu J C, Ogras U Y, Marculescu R. System-level buffer allocation for application-specific networks-on-chip router design [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(12): 2919-2933
  • 7Ogras U Y, Marculescu } Analytical router modeling for networks- on-chip performance analysis [C] //Proceedings of Design, Automation and Test in Europe Conference, Acropolis, 2007:1096-1101
  • 8Huang T C, Ogras U Y, Marculescu R. Virtual channels planning for networks-on-chip [C] //Proceedings of International Symposium on Quality Electronic Design, San Jose, 2007:879-884
  • 9Guz Z, Walter I, Bolotin E, etal. Efficient link capacity and QoS design for wormhole network-on-chip[C] //Proceedings of the Conference Design, Automation and Test in Europe, Munich, 2006:1-6
  • 10Patterson D A, Hennessy J L. Computer architecture: a quantitative approach [M]. 3rd ed. San Francisco: Morgan Kaufman Publish, 2002

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部