6Kresta Dave,Johnson Tony.FPGA High-level design methodology comes into its own.Electronic Design,1999;(6)
7Bavonparadon P, Chongstitvatana P, et al. RTL Formal verification of Embedded Processors [A]. Proc. of ICIT'02 on Induslrial Technology [C]. 2002.667-672.
8Scott Taylor, Michael Quinn, et al. Functional verification of a multiple-issue, out-of-order, superscalar Alpha Processor-The DEC Alpha 21264 Microprocessor [A]. Proc. of Design Automation Conference'98 [C]. 1998.638-643.
9Dave Goodman, et al. Test program generation for functional verification of PowerPC Processor in IBM [A]. Proc. of 32^nd ACM/IEEE Conference on Design automation conference [C]. 1995. 279-285.
10Cheng K. Krishnakumar A. Automatic generation of functional vectors using the extended finite state machine model[A]. Proc. of ACM. On Design Antomation of Techniques System [C]. 1996-01.57-59.
