期刊文献+

一种SRAM成品率专用测试结构的设计方法

Design method of SRAM-specific test structure for yield improvement
下载PDF
导出
摘要 SRAM的成品率是半导体制造量产能否成功的关键。针对通用的工艺测试结构无法满足SRAM特殊要求的问题,阐述了一种SRAM成品率专用测试结构的设计方法。在SRAM原始版图的基础上改变设计以构造测试图形,并按阵列形式排布,有针对性地评估工艺环境造成的缺陷。研究结果表明该方法还原了产品电路的设计环境,能有效捕获违背SRAM特殊设计规则所造成的开路或短路缺陷,从而有助于快速修正设计误差,提升成品率。 Yield of SRAM is essential to mass-production of semiconductor products.Aiming at the incapacity of general test structures to meet special requirements of SRAM,a design method of SRAM-specific test structures for yield improvement was described.It was built based on the oriented SRAM cells which were modified and then rearranged into an array environment to collect information of process defect.Results indicate that this method is SRAM-product-oriented to capture open/short defect caused by violation of the special SRAM design rule,further to correct design error for yield improvement.
出处 《机电工程》 CAS 2011年第3期381-384,共4页 Journal of Mechanical & Electrical Engineering
关键词 静态随机存储器 成品率 测试结构 static random access memory(SRAM) yield test structure
  • 相关文献

参考文献10

  • 1SCHLICHTMANN U. Tomorrows High-Quality SoCs Require High-Quality Embedded Memories Today [ C ]//Proceedings of the International Symposium on Quality Electronic Design. San Jose : [ s. n. ] ,2002:225.
  • 2SIVA N, VIVEK D, RON W. Process Variation: Is It too Much to Handle? [ C ]//Proceedings of The International Symposium on Quality Electronic Design. San Jose, California:[s. n. ] ,2002:213.
  • 3张锋,周玉梅,黄令仪.一种新的基于SRAM的快速综合技术[J].固体电子学研究与进展,2006,26(2):255-259. 被引量:1
  • 4DOONG K Y Y. Defect detection for short-loop process and SRAM-cell optimization by using addressable failure site test structures(AFS-TS) [J]. Proceedings of SPIE,2002,4692 (7) :81-87.
  • 5KHARE J B. Extraction of defect size distributions in an IC layer using test structure data [ J ]. IEEE Transactions on Semiconductor Manufacturing, 1994,8 ( 7 ) : 354-368.
  • 6王万业.CMOS SRAM存储单元研究[J].半导体技术,1997,13(2):32-35. 被引量:1
  • 7KURDAHI F J. System-Level SRAM Yield Enhancement [C]. ISQED 2006. San Jose:[s. n. ] ,2006.
  • 8王俊平,郝跃,张卓奎,任春丽,李康,方建平.椭圆缺陷轮廓的成品率估计[J].西安电子科技大学学报,2006,33(3):433-437. 被引量:2
  • 9BALIGA J. Yield Management[ M ]. Semiconductor International, 1998.
  • 10[美].ZANTPV.芯片制造[M].赵树武,译.4版.北京:电子工业出版社,2004:96-98.

二级参考文献15

  • 1张建人.MOS集成电路分析与设计基础[M].电子工业出版社,1994..
  • 2章毓晋.图像处理和分析[M].北京:清华大学出版社,2001..
  • 3Rencher M.Physical DFY Techniques Improve Yields[EB/OL].http://www.eetimes.com/news/latest/showArticle.jhtml?article IE=18311057,2004-02-09.
  • 4Goel H,Dance D.Yield Enhancement Challenges for 90nm and Beyond[A].Advanced Semiconductor Manufacturing Conference and Workshop[C].Munich:Institute of Electrical and Electronics Engineers Inc,2003.262-265.
  • 5Jiang Xiaohong,Hao Yue.Equivalent Circular Defect Model of Real Defect Outlines in the IC Manufacturing Process[J].IEEE Trans on Semiconductor Manufacturing,1998,11(3):432-440.
  • 6De Vries D K,Simon P L C,Calibration of Open Interconnect Yield Models,Defect and Fault Tolerance in VLSI Systems[A].18th IEEE International Symposium[C].Los Alamitos:IEEE Comput Soc,2003.26-33.
  • 7Allan G A.Targeted Layout Modification for Semiconductor Yield/Reliability Enhancement[J].IEEE Trans on Semiconductor Manufacturing,2004,17(4):573-581.
  • 8Hess C,Weiland L H.Issues on the Size and Outline of Killer Defects and Their Influence on Yield Modeling[A].IEEE/SEMI ASMC 96 Processings[C].Cambridge:IEEE,1996.423-428.
  • 9Su C,Despain A.Cache design tradeoffs for power and perfornance optimization:a case study[A].ACM/IEEE International Symposium on low-Power Design[C].1995:458-460
  • 10Patterson David A,Hennessy John L.Computer Architecture a Quantitative Approach[M].China Machine Press,1999:485-490

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部