期刊文献+

SPARC体系结构处理器测试方法研究与实现 被引量:1

Study and Implementation of Test Method for SPARC Processor
下载PDF
导出
摘要 处理器离线测试广泛采用随机测试技术,但是随机测试技术生成大量测试代码,并且测试覆盖率不高;主要针对随机测试的不足,借鉴基于软件内建自测试方法建立处理器模块级于系统级功能模型,后分析功能模型可能发生错误,针对错误模型开发测试代码来提高错误覆盖率;经测试,模块级测试覆盖到所有功能点,达到功能模块100%测试,系统级的测试覆盖到SPARC V8的所有指令异常、正常测试用例;测试结果表明,所采取的测试方案对提高错误覆盖率是行之有效的。 Random test technology is widely used in processor off--line test, but Random test generate large amount of test code, and low fault coverage. The paper aim at shortage of random test, using software--based self--testing construct module level and system--level fault models of functional level, then analyse fault of functional models, and develop test code to improve fault coverage. By test, module testing coverage 100% module function, system-level testing coverage all the SPARC V8 instructions set and its exception, the normal test cases. Experimental results demonstrate that the test Method is fairly efficient for improving fault coverage.
出处 《计算机测量与控制》 CSCD 北大核心 2011年第3期512-515,共4页 Computer Measurement &Control
关键词 微处理器测试 指令集测试 伪随机测试. microprocessors test instruction test random test.
  • 相关文献

参考文献10

  • 1Shen J, Abraham J, Native mode functional test generation for pro-cessors with applications to self-test and design validation [A]. IEEE International Test Conference [C], 1998, 990-999.
  • 2Bateher K, Papachristou C. Instruction Randomization self test for processor cores [A]. IEEE VLSI Test Symposium [C], 1999, 34-40.
  • 3Jiri Gaisler, GRLIP IP Core User Manual Versionl. O. 22 [EB/ OL]. http//www, gaisler, eom/, 2010.
  • 4Alfredo Benso, Alberto Bosio, Paolo Prinrtto, Alessandro Savino, An On-line Software-Based Self-Test Framework for Micropro-cessors Core [J]. Design and Test of Integrated System in nanoscale on computers, 2005, 26 (3): 394-395.
  • 5Nektarios Kranitis, Dimitris Gizopoulos, Software-Based Self-Testing of Embedded Processors [J]. IEEE Transcations on Computers, 2005, 26 (3): 461-475.
  • 6靖朋,高德远,黄小平.“龙腾R2”微处理器模块级验证[J].计算机测量与控制,2009,17(6):1157-1159. 被引量:4
  • 7曲英杰 夏宏.微处理器浮点运算功能的测试方法研究.计算机工程与应用,2005,26(6):1110-1112.
  • 8SPARC International Inc. The SPARC Architecture Manual [EB/ OL], http//www, sparc, org/standards/V8, pdf, 1992.
  • 9李瑛,高德远,张盛兵.RISC微处理器流水线的测试[J].小型微型计算机系统,2005,26(6):1110-1112. 被引量:6
  • 10王惊雷,汪东升.微处理器随机测试程序生成器[J].计算机工程与设计,2004,25(9):1444-1446. 被引量:3

二级参考文献18

  • 1黄小平,樊晓桠,贾琳,白永强.“龙腾~RR2”微处理器流水线的设计及优化[J].微电子学与计算机,2006,23(2):144-147. 被引量:9
  • 2Kumar V. Algorithms for constraint-satisfaction problems: A survey[J]. A.I. Magazine, 1992,13(1):32-44.
  • 3Roman Bartak.Constraint programming - What is behind? [C].Poland: Proceedings of the Workshop on Constraint Programming in Decision and Control, 1999.
  • 4Piparazzi. A test generator for microarchitecture flow verification[R]. IBM HRL Technology Report, 2002.
  • 5Anoosh Hosseini. Code generation and analysis for the functional verification of microprocessors [R]. Silicon Graphics Inc 2011N Shoreline Blvd, Mountain View, CA 94043.
  • 6Aharon Aharon, Dave Goodman, Moshe Levinger, et al. Test program generation for functional verification of powerpc processors in IBM[C]. Proceedings of the 32nd Design Automation Conference, 1995. 279-285.
  • 7Bin E, Emek R, Shurek G, et al. Using a constraint satisfaction formulation and solution techniques for random test program generation[J]. IBM Systems Journal,2002, 41 (3).
  • 8Poe E A. Introduction to random test generation for processor verification[R]. Obsidian Software, 2002.
  • 9Lakshminarasimham S, Saisanthosh B. Building Intelligence into random test programs[R]. Department of Computer Science and Engineering, Sri Venkateswara College of Engineering,2002.
  • 10Yossi Levhari. Dynamic pseudo-random assembly test generation in CPU verification[Z].

共引文献10

同被引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部