期刊文献+

SIMULATION AND PERFORMANCE ANALYSIS OF NETWORK ON CHIP ARCHITECTURES 被引量:1

片上网络体系结构仿真和性能分析(英文)
下载PDF
导出
摘要 The network on chip(NoC)is used as a solution for the communication problems in a complex system on chip(SoC)design.To further enhance performances,the NoC architectures,a high level modeling and an evaluation method based on OPNET are proposed to analyze their performances on different injection rates and traffic patterns.Simulation results for general NoC in terms of the average latency and the throughput are analyzed and used as a guideline to make appropriate choices for a given application.Finally,a MPEG4 decoder is mapped on different NoC architectures.Results prove the effectiveness of the evaluation method. 片上网络(Network on chip,NoC)是复杂片上系统(System on chip,SoC)设计中通信问题的解决方案。本文介绍了多种NoC体系结构,并提出了一种基于OPNET的高层次建模和仿真方法,以根据平均延时和吞吐量评估体系结构性能。本文在不同通信负载和通信模式下对NoC体系结构进行了仿真实验,对比分析的实验结果可为特定应用的NoC设计中选择最佳互连体系结构提供依据。最后通过MPEG4解码器映射到各种NoC体系结构的应用,进一步证明了该仿真评估方法的有效性。
作者 葛芬 吴宁
出处 《Transactions of Nanjing University of Aeronautics and Astronautics》 EI 2010年第4期326-332,共7页 南京航空航天大学学报(英文版)
基金 Supported by the Natural Science Foundation of China(61076019) the China Postdoctoral Science Foundation(20100481134) the Natural Science Foundation of Jiangsu Province(BK2008387) the Graduate Student Innovation Foundation of Jiangsu Province(CX07B-105z)~~
关键词 microprocessor chips ARCHITECTURE network on chip system on chip performance analysis 微处理芯片 体系结构 片上网络 片上系统 性能分析
  • 相关文献

参考文献12

  • 1Jerraya A,Tenhunen H,Wolf W.Multiprocessor system-on-chips. IEEE Computer . 2005
  • 2Goossens K,Dielissen J,Gangwal O P,et al.A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. Proceedings of the Design,Automation and Test in Europe Conference and Exhibition . 2005
  • 3Ali M,Welzl M,Adnan A,et al.Using the NS-2network simulator for evaluating network on chips(NoC). Proceedings of International Conference on Emerging Technologies . 2006
  • 4Kariniemi H,Nurmi J.New adaptive routing algorithm for extended generalized fat trees on-chip. Proceedings of International Symposium on System-on-Chip . 2003
  • 5Kumar S,Jantsch A,Soininen J P,et al.A network on chip architecture and design methodology. Proceedings of IEEE Computer Society Annual Symposium on VLSI . 2002
  • 6Guerrier P,Greiner A.A generic architecture for on-chip packet switched interconnections. Proceedings of the Design,Automation and Test in Europe Conference and Exhibition . 2000
  • 7Jena R K,Sharma G K.A multi-objective evolutionary algorithm based optimization model for network-on-chip synthesis. Proceedings of International Conference on Information Technology . 2007
  • 8Dally WJ,Towles B.Route packets, not wires:on-chip interconnection network. Proceedings of the 38th Design Automation Conference . 2001
  • 9Benini L,Micheli GD.Networks on chips:a new SoC paradigm. IEEE Computer . 2002
  • 10SUN Yi,MENG Chen.OPNET Communication Simulation Development Handbook. . 2005

同被引文献23

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部