SoC门级功耗分析方法

A Method for Gate-level Power Analysis of SoC

随着IC设计规模的增大和运行频率的提高,设计中低功耗的需求也随之提高,在芯片投片之前,能够比较准确的评估出芯片的功耗是当前设计中非常关键的技术点之一。比较四种不同层次的功耗分析方法,门级功耗分析兼有精度高,分析速度快的优点。根据SPI接口电路实践,描述了门级功耗工具的使用方法,并通过门级和晶体管级分析的对比测试证明该方法能较为准确的估算出新品的功耗,为SoC项目的正常研发提供帮助。

With the growth of scale and speed of integrated circuits,the requirement of low-power design becomes much more important.It is very important to analyze the power accurately before chips are taped-out.As compared with other three methods of power analysis,gate-level power analysis could achieve the balance of high accuracy and fast evaluation.This article describes the method for using EDA tools in gate-level power analysis in SPI module.The comparison of gate-level and transistor level shows that the gate-level power analysis could estimate the SoC power accurately,and thus is helpful to the design of SoC.