期刊文献+

嵌入式闪存适用的新型低压高效率电荷泵电路 被引量:1

Low-voltage,high-efficiency charge pump circuit for embedded flash memory
原文传递
导出
摘要 随着片上系统(SoC)电源电压的降低,嵌入式快闪存储器内部电荷泵电路的电压增益不断下降。为提高低电源电压下电荷泵电路的效率,提出了一个基于两路互补结构的高效率电荷泵电路,并设计了栅压提高电路与衬底调节电路,二者的共同作用可以有效地减少传输电压的损失,提高电荷泵电路的电压增益。模拟结果表明:当电源电压为1.5V时,相比于传统的电路结构,所提出的电荷泵电路电压增益有很大的提高。该电路特别适用于低电源电压下工作的嵌入式快闪存储器。 Reduction of the power supply voltage for system on chip(SoC) designs has reduced the voltage gain of the charge pump circuit in embedded flash memory(eFlash).The efficiency of the charge pump circuit for low supply voltages is improved by a charge pump circuit based on the dual-path circuit structure.The circuit uses a feedback inverter to enhance the gate voltage of the charge transfer switch(CTS),with a body-controlled circuit to eliminate the CTS body effect,thus reducing the threshold voltage loss.Tests show that the charge pump circuit output voltage is more than twice that of a conventional circuit,so this charge pump circuit is very useful for low-voltage embedded flash memory.
出处 《清华大学学报(自然科学版)》 EI CAS CSCD 北大核心 2011年第3期340-344,共5页 Journal of Tsinghua University(Science and Technology)
基金 国家自然科学基金资助项目(60876076)
关键词 电荷泵电路设计 低电压 高效率 嵌入式闪存 charge pump circuit low-voltage high-efficiency embedded flash memory
  • 相关文献

参考文献12

  • 1Seo M K, Sim S H, Oh M H, et al. A 130-nm 0.9-V 66 MHz 8 Mb (256 K X 32) local SONOS embedded flash EEPROM [J]. IEEE J Solid-State Circuits, 2005, 40(4) ; 877 883.
  • 2Wei H, Cheng Y. A charge pump circuit design based on a 0. 35 m BCD technology for high voltage driver applications [C]// Proc 9th IEEE Solid-State and Integrated Circuit Technology. Piscataway, NJ, USA: IEEE Press, 2008: 2035 2038.
  • 3Combe M, Papaix C, Guichaoua J, et al. Design of high-speed 128-bit embedded flash memories allowing in place execution of the code [J]. Solid-State Electronics, 2005, 49(11): 1867-1874.
  • 4Tao G, Chauveau I-l, Nath S, et al. A quantitative study of endurance characteristics and its temperature dependence of embedded flash memories with 2T-FNFN NOR device architecture [J]. IEEE T Device and Materials Reliability, 2007, 7(2): 304-309.
  • 5Dickson J F. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique [J]. IEEE J Solid-State Circuits, 1976, 11(3) : 374 378.
  • 6Wu J T, Chang K L. MOS charge pump for low-voltage operation [J]. IEEE J Solid-State Circuits, 1998, 33(4): 592-597.
  • 7Ker M D, Chen S L, Tsai C S. Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes [J]. IEEE J Solid-State Circuits, 2006, 41(5): 1100-1107.
  • 8Pan F, Samaddar T. Charge Pump Circuit Design [M]. Two Penn Plaza, NY, USA: McGraw-Hill Professional, 2006.
  • 9Umezawa A, Atsumi S, Kuriyama M, et al. A 5 V-only operation O. 6 m flash EEPROM with row decoder scheme in triple-well technology [J]. IEEE J Solid-State Circuits, 1992, 27(11): 1540-1546.
  • 10Yah N, Min H. High-eficiency alI-PMOS charge pump for low voltage operations [J]. IEEE Electronics Letters, 2006, 42(5) : 277 279.

同被引文献1

引证文献1

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部