期刊文献+

EBA-LRU-SEQ Data Cache Policy in DSP to Optimize the Power Consumption

EBA-LRU-SEQ Data Cache Policy in DSP to Optimize the Power Consumption
原文传递
导出
摘要 The power consumption by the data cache is important in DSP designs. This study presents an enhanced branch access LRU-SEQ (EBA-LRU-SEQ) policy for data caches in DSP designs to reduce the power consumption. The design is based on the LRU policy with embedded prefetch table to provide branch access. Tests show that the EBA-LRU-SEQ policy reduces the data cache power consumption to 54% of a system with no power control. The power consumption by the data cache is important in DSP designs. This study presents an enhanced branch access LRU-SEQ (EBA-LRU-SEQ) policy for data caches in DSP designs to reduce the power consumption. The design is based on the LRU policy with embedded prefetch table to provide branch access. Tests show that the EBA-LRU-SEQ policy reduces the data cache power consumption to 54% of a system with no power control.
出处 《Tsinghua Science and Technology》 SCIE EI CAS 2011年第2期164-169,共6页 清华大学学报(自然科学版(英文版)
关键词 enhanced branch access (EBA) LRU-SEQ cache power consumption prefetch table (PT) enhanced branch access (EBA) LRU-SEQ cache power consumption prefetch table (PT)
  • 相关文献

参考文献14

  • 1Yang S H. Power-aware high-performance cache memory [Dissertation]. Carnegie Mellon University, USA, December 2003.
  • 2Heo S, Barr K, Hampton M, et al. Dynamic fine-grain leakage reduction using leakage-biased bitlines. In: Proceedings of the 29th Annual International Symposium on Computer Architecture. Anchorage, AK, USA, 2002.
  • 3Flautner K, Kim N S, Martin S, et al. Drowsy caches:Simple techniques for reducing leakage power. In: ISCA. Anchorage, AK, USA, 2002: 147-157.
  • 4Kalla P, Hu X S, Henkel J. LRU-SEQ: A novel replacement policy for transition energy reduction in instruction cache. In: International Conference on Computer Aided Design (ICCAD'03). Washington DC, USA, 2003.
  • 5Seznec A, Bodin F. Skewed-associative caches. In: Proceedings of PARLE'93. Munich, Germany, June 1993.
  • 6Saibhushan M, Shivakumar S, Chu Yu. A replacement policy to save energy for data cache. In: Proceedings of the 19th International Symposium on High Performance Computing Systems and Applications. Guelph, Ontario, Canada, 2005.
  • 7Brooks D, Martonosi M. Dynamic thermal management for high-performance microprocessors. In: Proc. Int. Symp. High Performance Computer Architecture. Nuevo Leone, Mexico, 2001.
  • 8Samdani Q G, Thornton M A. Cache resident data locality analysis. In: Proceedings of the 8th International Symposium on Modeling, Analysis and Simulation of Compute and Telecommunication Systems. San Francisco, CA, USA,2000.
  • 9Vanderwiel S P, Lilja D J. Data prefetch mechanisms. ACMComput. Surv., 2000, 32(2): 174-199.
  • 10Yang S H, Falsafi B. Performance and energy trad-offs of bitline isolation in nanoscale CMOS caches. In: Proceed- ings of Workshop on Complexity-Effective Design held in Conjunction with the 30th International Symposium on Computer Architecture(ISCA-30). San Diego, CA, USA, 2003.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部