期刊文献+

多核处理器片上网络trace压缩方法 被引量:2

A NOC trace compression method for multi-core processors
下载PDF
导出
摘要 针对多核处理器的硅后调试和验证的困难,研究了克服这一困难的重要手段——对处理器片上网络(NOC)的trace信号的抓取。由于片上网络的trace数量庞大,为满足片上存储资源和trace实时导出带宽的限制,需要对trace进行压缩处理。和传统的单核或片上系统(SOC)平台不同,多核处理器的应用复杂,因而片上网络trace噪音大,分布复杂,用传统的trace压缩算法不易取得高的压缩率。针对上述特点,提出了一种多核处理器的片上网络trace的压缩方法。该方法对地址信息采用动态提取平稳数据块的方法进行分别压缩,对时间信息采用多粒度和Huffman编码结合来精确压缩,满足了多核处理器调试的需要。相比于传统的压缩算法,该方法更有针对性。多核通用处理器的片上网络trace的压缩实验表明,该方法的压缩率比已有方法高6倍。 Aiming at the fact that post-silicon verification and debugging of multi-core processors become more and more difficult, the paper studies the recording of trace signals on network-on-chip (NOC), an important approach to debugging and verifying multi-core processors. However, the traces should be compressed due to the amount of trace contents, the limitation of transfer bandwidth and the content of memory. Unlike system-on-chip (SOC) and traditional single-core processors, traces on multi-core processors' NOC are much more difficult to compress because of the vicious disturbance and complex distribution. To tackle the above diglculties, this paper proposes a novel compression method for multi-core pro- cessors. This method employs a group-filtering scheme to compress address information, and uses a multi-granularity Huffman coding scheme to compress time information. Compared with traditional methods, this method is more suitable for multi-core processors. The experimental results show that the compression ratio of this method is six times better than the traditional methods.
出处 《高技术通讯》 CAS CSCD 北大核心 2011年第3期254-260,共7页 Chinese High Technology Letters
基金 973计划(2005CB321600),863计划(2008AA110901,2007AA012112)和国家自然科学基金(60603049)资助项目.
关键词 TRACE 压缩 片上网络(NOC) 多核处理器 trace, compression, network-on-chip (NOC), multi-core processor
  • 相关文献

参考文献11

  • 1Josephson D. The good, the bad, and the ugly of silicon debug. In: Proceedings of Design Automation Conference, San Francisco, USA, 2006. 3-6.
  • 2Foster T J, Lastor D L, Singh P. First silicon functional validation and debug of multicore microprocessors. IEEE Transactions on Very Large Scale Integration ( VLSI ) Systerns, 2007, 15(5) : 495-504.
  • 3Kao C F, Huang I J, Lin C H. An embedded multi-resolution AMBA trace analyzer for microprocessor-based SOC integration. In: Proceedings of Design Automation Conference, San Diego, USA, 2007. 477-482.
  • 4Milenkovic A, Milenkovic M. Stream-based trace compression, IEEE Computer Architecture Letters, 2003, 2( 1 ) :4.
  • 5ChenY J, Lv Y, Hu WW, consistency verification. In: et al. Fast complete memory Proceedings of International Symposium on High-Performance Computer Architecture, Raleigh, North Carolina, USA, 2009. 381-392.
  • 6Hu W W, Wang J, Gao X, et al. Godson-3: A Scalable Multicore RISC Processor with X86 Emulation. IEEE Micro, 2009, 29(3) : 17-29.
  • 7Welch T A. A technique for high-performance data compres- sion. IEEE Transactions on Computers, 1984, 17(6): 8-19.
  • 8Ziv J, Lempel A. A universal algorithm for sequential data compression. IEEE Transactions on Information Theory, 1977, 23(3): 337-343.
  • 9Hsieh M C, Huang C T. An embedded infrastructure of debug and trace interface for the DSP platform. In: Proceedings of Design Automation Conference, Anaheim, USA, 2008. 866- 871.
  • 10Shannon C E. A mathematical theory of communication. ACM SIC.MOBILE Mobile Computing and Communications Review, 2001, 5(1): 3-55.

同被引文献3

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部