期刊文献+

诱发单粒子多位翻转的电荷分享研究 被引量:3

Study on Charge Sharing and Multiple-Bit Upset
下载PDF
导出
摘要 针对TSMC 0.18μm CMOS工艺分析了高能粒子入射漏区以及周围区域时NMOS管的电荷分享和电荷收集情况,并定量评估了节点隔离对电荷分享的影响。研究结果表明器件周围的区域比漏区更容易诱发多位翻转,因为高能粒子在器件周围区域产生的电子-空穴对在扩散作用下更容易到达各相邻灵敏单元,进而诱发多位翻转;节点隔离可以抑制电荷在相邻灵敏单元间的扩散,能够有效降低电荷收集和多位翻转。 It simulates charge sharing and charge collection between adjacent devices.Simulation results show that charge sharing is mainly affected by charge diffusion and areas between adjacent devices are more sensitive to MBU than drain area.Charge sharing and MBU can be mitigated by nodal separation.
出处 《核电子学与探测技术》 CAS CSCD 北大核心 2011年第2期171-173,208,共4页 Nuclear Electronics & Detection Technology
关键词 电荷分享 节点隔离 多位翻转 TCAD Charge Sharing Nodal Separation Multiple -Bit Upset TCAD
  • 相关文献

参考文献9

  • 1赵发展,郭天雷,海潮和,彭菲.SOI NMOSFET单粒子效应的3-D模拟[J].核电子学与探测技术,2008,28(1):159-162. 被引量:6
  • 2刘征,孙永节,李少青,梁斌.SRAM单元单粒子翻转效应的电路模拟[J].Journal of Semiconductors,2007,28(1):138-141. 被引量:12
  • 3Amusan,O.A,Witulski,A.F,Massengill,et al.Charge Collection and Charge Sharing in a 130 run CMOS Technology. IEEE Trans.Nucl Sci . 2006
  • 4DevEdit Users Manual. . 1997
  • 5R.Katz,J.J.Wang,J.McCollum,et al.An SEU-Hard Flip-Flop for Antifuse. Military and Aerospace Prngrammable Logic Devices Conference . 2001
  • 6P. Roche,G. Gasiot,K. Forbes et al.Comparisons of Soft Error Rate for SRAMs in Commercial SOI and Bulk Below the 130-nm Technology Node. IEEE Transactions on Nuclear Science . 2003
  • 7ATHENA User‘s Manual. . 1997
  • 8Wrobel F,Palau J M,Calvet M C,et al.Simulation ofnucleon-induced nuclear reactions in a simplified SRAMstructure:Scaling effects on SEU and MBU cross sections. IEEE Transactions on Nuclear Science . 2001
  • 9P.E.Dodd.Physics-based simulation of single-event effects. IEEE Transactions on Device and Materials Reliability . 2005

二级参考文献10

  • 1Messenger G C.Collection of charge on junction nodes from ion tracks.IEEE Trans Nuclear Science,1982,29(6):2024
  • 2Haddad N,Rockett L,Doyle S.Design considerations for next generation radiation hardened SRAMs for space applications.IEEE Conference Aerospace,2005
  • 3P. E. Dodd, M. tt Shaneyfelt, K. M. Horn, et al. SEU-Sensitive Volumes in Bulk and SOI SRAMs From Fisrt-Prineiples Calculations and Experiments[J], IEEE Trans. Nucl. Sel. , 2001, 48:1893-1903.
  • 4ISE TCAD MESH manual.
  • 5K. Castellani-Couli , B. Sagnes, F. Saign, et al. Study of an SOI SRAM Sensitivity to SEU by 3-D Device Simulation[J}, IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004,51 (5).
  • 6ISE TCAD DESSIS manual
  • 7ISE TCAD INSPECT manual
  • 8J. R.Sehwank, P. E. Dodd, M. IL Shaneyfelt, et al. Charge Collection in SOl Capacitors and Circuits and its Effect on SEU Hardness [J], IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2002,49(6).
  • 9K. Castellani-Coulie, B. Sagnes, Saigne, et al.Study of an SOl SRAM Sensldvity to SEU by 3-D Device Simulation [J], IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004,51(5).
  • 10贺朝会,李国政,罗晋生,刘恩科.CMOS SRAM单粒子翻转效应的解析分析[J].Journal of Semiconductors,2000,21(2):174-178. 被引量:19

共引文献14

同被引文献18

  • 1李玉红,赵元富,岳素格,梁国朕,林任.0.18μm工艺下单粒子加固锁存器的设计与仿真[J].微电子学与计算机,2007,24(12):66-69. 被引量:10
  • 2FAZELI M, MIREMADI S G, EJLALI A, et al. Low energy single event upset/single event transient- tolerant latch for deep submicron technologies [J]. lET Comput & Digi Tech, 2009, 3(3): 289-303.
  • 3ZHU M, XIAO L Y, LUO H W. New SEC-DED- DAEC codes for multiple bit upsets mitigation in memory [C]///IEEE/IFIP 19th Int Conf VLSI-SoC. Hongkong, China. 2011: 3-5.
  • 4BAUMANN R. Soft errors in advanced computer systems [J].IEEE Des & Test Comput, 2005, 22 (3): 258- 266.
  • 5SHE X X, LI N, CARLSON R M, et al. Single eventtransient suppressor for flip-flops [J]. IEEE Trans Nucl Sci, 2010, 57(4): 2344-2348.
  • 6NICOLAIDIS M, PEREZ R, ALEXANDRESCU D. Low-cost highly-robust hardened cells using blocking feedback transistors [C] // 26th IEEE VLSI Test Symp. San Diego, CA, USA. 2008: 371-376.
  • 7MITRA S, ZHANG M, WAQAS S, et al. Combinational logic soft error correction [C]//IEEE Int Test Conf. Santa Clara, CA, USA. 2006: 1-9.
  • 8OLIVEIRA R, JAGIRDAR A, CHAKRABORTY T J. A TMR scheme for SEU mitigation in scan flip- flops [C] // 8th Int Symp Quality Elec Des. San Jose, CA, USA. 2007: 26-28.
  • 9HAZUCHA P, KARNIK T, WALSTRA S, et al. Measurements and analysis of SER-tolerant latch in a 90-nm dual-VT CMOS process [C] // Proceed IEEE Custom Integr Circ Conf. 2003: 617-620.
  • 10OMANA M, ROSSI D, METRA C. Latch susceptibility to transient faults and new hardening approach [J]. IEEE Trans Comput, 2007, 56 (9): 1255-1268.

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部