期刊文献+

一种低功耗抗串扰的自适应时空总线编码方法

A Low Power Adaptive Spatio-temporal Bus Coding for Crosstalk Avoidance
下载PDF
导出
摘要 深亚微米片上总线的功耗、布线面积约束和线间串扰是限制总线数据吞吐率的关键因素,为此该文提出一种自适应时空编码方法以降低总线的串扰延迟和功耗。该方法首先采用空间编码将总线分割为两个子总线,从而减小了恶性串扰发生几率;然后通过恶性串扰判决器分别判断子总线的原码数据及反码数据是否存在恶性串扰:对于任意子总线的原码数据与反码数据均存在恶性串扰的情况,传送屏蔽字;否则,选取无恶性串扰且动态功耗小的总线数据形式并传送。采用SPEC标准数据源对算法进行了评估,该方法在消除恶性串扰的同时使总线数据吞吐率提高了62.59%~81.62%,功耗比同类方法降低14.63%~54.67%,对于32位数据总线,仅需7根冗余线,在动态功耗、布线资源和性能方面获得了有效的优化。 The power consumption,wiring overhead and crosstalk in deep sub-micron on-chip buses are the main facts restricting the bus throughput.An adaptive spatio-temporal bus coding scheme is proposed to reduce crosstalk induced delay and power consumption in the buses.Firstly,on-chip bus is partitioned into two sub-buses by spatio coding to reduce the Worst-Case-Crosstalk(WCC).Then,decisions are made respectively in the two sub-buses whether the original code and inverted code should incur WCC through an arbiter CCA(Crosstalk Class Arbiter).In the case of both original and inverted codes in any sub-bus incurring WCC,a shielding pattern is transmitted;otherwise the WCC-free and energy saving code is transmitted.The proposed scheme is evaluated using the SPEC benchmarks.The results show that the proposed scheme improves the throughput by 62.59% to 81.62% over the un-coded approach and reduces the power consumption by 14.63% to 54.67% compared to the other similar schemes while eliminating the WCC with only 7 wires overhead for a 32 bit bus.The scheme achieves a good enhancement in dynamic power,wiring overhead,and performance.
出处 《电子与信息学报》 EI CSCD 北大核心 2011年第4期945-950,共6页 Journal of Electronics & Information Technology
基金 国家杰出青年基金(60725415) 国家自然科学基金(60476046 60676009) 中央高校基本科研业务费专项资金(K50510250004)资助课题
关键词 总线编码 时空编码 串扰延迟 吞吐率 低功耗 Bus coding Spatio-temporal coding Crosstalk delay ThroughPut(TP) Low power
  • 相关文献

参考文献13

  • 1Halak B and Yakovlev A. Throughput optimization for area-constrained links with crosstalk avoidance methods[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010, 18(6): 1016-1019.
  • 2Singh H, Rao R, and Agarwal K, et al.. Dynamically pulsed MTCMOS with bus encoding for reduction of total power and crosstalk noise[J]. IEEE Transactions on Very Large Scale Integration ( VLS1) Systems, 2010, 18(1): 166-170.
  • 3刘毅,杨银堂,梅伟锋,张旭.一种NoC路由器间互连线的自适应驱动方法[J].西安电子科技大学学报,2010,37(1):28-32. 被引量:3
  • 4Victor B and Keutzer K. Bus encoding to prevent crosstalk delay[C]. International Conference on Computer-Aided Design 2001, San Jose, CA, United States, 2001: 57-63.
  • 5Duan C, Cordero C V, and Khatri S P. Efficient on-chip crosstalk avoidance CODEC design[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17(4): 551-560.
  • 6data transmission in systems-on-chip[C]. Proceedings of the 7th Workshop on Intelligent Solutions in Embedded Systems, WISES 2009, Ancona, Italy, 2009: 111-118.
  • 7Shen J S, Hsiungt P A, and Chang K C. A novel spatio-temporal adaptive bus encoding for reducing crosstalk interferences with trade-offs between performance and reliability[C]. 13th IEEE Asia-Pacific Computer Systems Architecture Conference, ACSAC 2008, Hsinchu, Taiwan, China, 2008: 1-8.
  • 8Sainarayanan K S, Raghunandan C, and Srinivas M B. Delay and power minimization in VLSI interconnects with spatio-temporal bus-encoding scheme[C]. IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures, ISVLSI'07, Porto Alegre, Brazil, 2007: 401-406.
  • 9Li L, Vijaykrishnan N, and Kandemir M, et al.. A crosstalk aware interconnect with variable cycle transmission[C]. Proceedings: Design, Automation and Test in Europe Conference and Exhibition, DATE 04, Paris, France, 2004, 1: 102-107.
  • 10Nanoscale Integration and Modeling (NIMO) Group. Predictive Technology Model. http://ptm.asu.edu/, 2010, 3.

二级参考文献9

  • 1张富彬,何庆延,彭思龙.调整门和连线尺寸以减小串扰的拉格朗日松弛法[J].计算机工程与科学,2007,29(5):73-76. 被引量:2
  • 2Lee S J, Lee K, Yoo H J. Analysis and Implementation of Practical, Cost-effective Networks on Chips [J]. Design Test of Comouters, 2005(22) : 422-433.
  • 3Pamunuwa D, Tenhunen H. Repeater Insertion to Minimise Delay in Coupled Interconnects [C]//Conf VLSI Design, Milwaukee: IEEE CS Press, 2001 : 513-517.
  • 4Chen Mingdeng, Silva-Martinez J, Nix M, et al. Low-voltage Low-power LVDS Drivers [J]. Solid-State Circuits, 2005 (40) : 472-479.
  • 5Victor B, Keutzer K. Bus Encoding to Prevent Crosstalk Delay [C]//IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD 01). Milwaukee: IEEE CS Press, 2001: 57-63.
  • 6Lee K M, Lee S J, Kim S E. A 51 mW 1.6GHz Network for Low-power Heterogeneous SoC Platform [C]//ISSCC Dig of Tech. New York: IEEE Press, 2004: 152-153.
  • 7Rossi D, Metra C. Exploiting ECC Redundancy to Minimize Crosstalk Impact [J]. Design & Test of Computer, 2005 (22) : 59-70.
  • 8刘毅,杨银堂,王乃迪.采用相邻耦合动态功耗优化的低功耗布线方法[J].西安电子科技大学学报,2007,34(5):712-715. 被引量:3
  • 9张恒龙,顾华玺,王长山.片上网络拓扑结构的研究[J].中国集成电路,2007,16(11):42-46. 被引量:11

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部