期刊文献+

A numerical integration-based yield estimation method for integrated circuits

A numerical integration-based yield estimation method for integrated circuits
原文传递
导出
摘要 A novel integration-based yield estimation method is developed for yield optimization of integrated circuits.This method tries to integrate the joint probability density function on the acceptability region directly. To achieve this goal,the simulated performance data of unknown distribution should be converted to follow a multivariate normal distribution by using Box-Cox transformation(BCT).In order to reduce the estimation variances of the model parameters of the density function,orthogonal array-based modified Latin hypercube sampling (OA-MLHS) is presented to generate samples in the disturbance space during simulations.The principle of variance reduction of model parameters estimation through OA-MLHS together with BCT is also discussed.Two yield estimation examples,a fourth-order OTA-C filter and a three-dimensional(3D) quadratic function are used for comparison of our method with Monte Carlo based methods including Latin hypercube sampling and importance sampling under several combinations of sample sizes and yield values.Extensive simulations show that our method is superior to other methods with respect to accuracy and efficiency under all of the given cases.Therefore,our method is more suitable for parametric yield optimization. A novel integration-based yield estimation method is developed for yield optimization of integrated circuits.This method tries to integrate the joint probability density function on the acceptability region directly. To achieve this goal,the simulated performance data of unknown distribution should be converted to follow a multivariate normal distribution by using Box-Cox transformation(BCT).In order to reduce the estimation variances of the model parameters of the density function,orthogonal array-based modified Latin hypercube sampling (OA-MLHS) is presented to generate samples in the disturbance space during simulations.The principle of variance reduction of model parameters estimation through OA-MLHS together with BCT is also discussed.Two yield estimation examples,a fourth-order OTA-C filter and a three-dimensional(3D) quadratic function are used for comparison of our method with Monte Carlo based methods including Latin hypercube sampling and importance sampling under several combinations of sample sizes and yield values.Extensive simulations show that our method is superior to other methods with respect to accuracy and efficiency under all of the given cases.Therefore,our method is more suitable for parametric yield optimization.
作者 梁涛 贾新章
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第4期161-169,共9页 半导体学报(英文版)
关键词 integrated circuits yield estimation Box-Cox transformation orthogonal array Latin hypercube integrated circuits; yield estimation; Box-Cox transformation; orthogonal array; Latin hypercube;
  • 相关文献

参考文献17

  • 1Director S W, Feldmann P, Krishna K. Optimization of parametric yield: a tutorial. Proceedings of IEEE Custom Integrated Circuits Conference, 1992:3.1.1.
  • 2Kermat M, Kielbasa R. Parametric yield optimization of electronic circuits via improved centers of gravity algorithm. Proceedings of the 40th Midwest Symposium on Circuits and Systems, 1997:1415.
  • 3Jing M E, Hao Y, Zhou D, et al. A novel optimization method for parametric yield: uniform design mapping distance algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(6): 1149.
  • 4Zhang Youtao, Wang Yang, Xia Guanqun, et al. Monte Carlo analysis of yield and performance of a GaAs flash ADC. Chinese Journal of Semiconductors, 2005, 26(8): 1509.
  • 5Hocevar D E, Lightner M R, Trick T N. A study of variance reduction techniques for estimating circuit yields. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983, 2(3): 180.
  • 6Keramat M, Kielbasa R. Latin hypercube sampling Monte Carlo estimation of average quality index for integrated circuits. Analog Integrated Circuits and Signal Processing, 1997, 14(1/2): 131.
  • 7Keramat M, Kielbasa R. Modified Latin hypercube sampling Monte Carlo (MLHSMC) estimation for average quality index. Analog Integrated Circuits and Signal Processing, 1999, 19(1): 87.
  • 8Jess J A G, Kalafala K, Naidu S R, et al. Statistical timing for parametric yield prediction of digital integrated circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(11): 2376.
  • 9Kanj R, Joshi R, Nassif S. Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. Proceedings ACM/IEEE Design Automation Conference, 2006:69.
  • 10Doom T S, Matenter E J W, Croon J A, et al. Importance sampiing Monte Carlo simulations for accurate estimation of SRAM yield. Proceedings of the 34th European Solid-State Circuits Conference, 2008:230.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部