期刊文献+

一种高精度低成本10位D/A转换器的设计与实现 被引量:3

Design and Implementation of a High-Precision and Low-Cost 10-Bit Digital-to-Analog Converter
下载PDF
导出
摘要 设计了一个采用UMC 0.35μm工艺的高精度、低成本10位D/A转换器电路。该电路对电阻匹配系数要求与7位D/A转换器相同,在相同精度要求下有效减小了版图面积,降低了设计难度和生产成本。最后,在版图上采用新颖的排列方式,进一步减小了温度等因素的影响。该D/A转换器的DNL为-0.2^+0.2,INL为-0.6^+0.6。设计的电路模块已成功应用于商用驱动芯片。 A high-precision and low-cost 10-bit D/A converter was designed and implemented using 0.35 μm process technology.In this circuit,requirement for matching coefficient of resistance is the same as that for a 7-bit DAC,which means that,with same process technology,layout area of the proposed circuit could be greatly reduced,hence lower cost and easier design.Finally,temperature effect on layout was further reduced by using a novel layout placement.Test results showed that the proposed D/A converter had a DNL range from-0.2 to +0.2 and an INL range from-0.6 to +0.6.The circuit has been successfully used in commercial motor chips.
作者 马烨 李斌
出处 《微电子学》 CAS CSCD 北大核心 2011年第2期189-193,共5页 Microelectronics
基金 国家自然科学基金2010年面上项目(60976026)
关键词 D/A转换器 温度计码 电阻匹配 D/A converter Thermometer code Resistance matching
  • 相关文献

参考文献7

  • 1WANG L, FUKATSU Y, WATANABE K. A CMOS R-2R ladder digital-to-analog converter and its characterization [C] // IEEE Instr and Measur Technol Cord. Budapest, Hungary. 2001: 1026-1031.
  • 2KENNEDY M P. On the robustness of R-2R ladder DAC's [J]. IEEE Trans Circ and Syst I: Fundam Theo and Appl, 2000, 47(2).- 109-116.
  • 3GUSTAVSSON M, WIKNER J J, TAN N N. CMOS Data Converters for Communication [M]. Boston: Kluwer Academic Publishers, 2000:95-96.
  • 4DEVEUGELE J. A 10-bit 250-MS/s binary-weighted current-steering DAC [J]. IEEE J Sol-Sta Circ, 2006, 41(2) : 320-329.
  • 5CONG Y H. Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays [J]. IEEE Trans Circ and Syst II: Ana and Dig Sign Proc, 2000, 47(7): 585-595.
  • 6PELGROM M J M, TUINHOUT H P, VERTREGT M, et al. Transistor matching in analog CMOS applications [C]///Int Elec Dev Meet. San Francisco, CA, USA. 1998: 915-918.
  • 7SEO D. A heterogeneous 16-bit DAC using a replica compensation[J].IEEE Trans Circ and Syst I: Regular Papers, 2008, 55(6): 1455-1463.

同被引文献21

  • 1蒋毅,蒋明.并行D/A转换器件AD5547及其接口设计[J].世界电子元器件,2007(3):45-47. 被引量:3
  • 2张俊安,李勇,张加斌,高煜寒,黄兴发.一种带双极性基准的双R-2R电阻网络结构[J].微电子学,2007,37(3):345-348. 被引量:3
  • 3RAZAVI B.模拟CMOS集成电路设计[M].陈贵灿,程军,张瑞智,等译.西安:西安交通大学出版社,2003:309-329.
  • 4SEC) D. A heterogeneous 16-bit DAC using a replicacompensation [J]. IEEE Trans Circ Syst 1: Reg Pap,2008,55(6) : 1455-1463.
  • 5CHAN K L, ZHU J Y,GAUON I.八 150 MS/s 14-bit segmented DEM DAC with greater than 83 dB ofSFDR across the Nyquist band [C] // IEEE SympVLSI Circ. Kyoto, Japan. 2007 : 200-201.
  • 6LIANG S Q,GAC) M L, YIN Y S,et al. A 14-bit320 MSPS segmented current-steering D/A converterfor high-speed applications [C] // 4dl IEEE Int SympElec Des Test Appl. 2008 : 111-114.
  • 7WaltKester.DataConversion Handbook[M].USA:ELSEVIER,2005.
  • 8GUSTAVSSONM,WIKNERJJ,TANNN.CMOSDataConvertersforCommunication[M].Boston:KluwerAcademicPublishers,2000.
  • 9R.Jacob Baker.CMOS:MIXED -SIGNAL CIRCUITDESIGN[M].USA:IEEEPress,2005.
  • 10RAZAVIB.DesignOfAnalogCMOSIntegratedCircuits[M].USA:Mc-Graw-HillPress,2003.

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部