期刊文献+

通孔微结构对Cu/低-k应力诱生空洞的影响 被引量:1

Effect of Via Microstructure on Cu/low-k Stress-Induced Voiding
下载PDF
导出
摘要 基于Cu的随动强化模型,采用有限元分析方法,对不同Cu/低-k通孔微结构中的应力情景进行模拟分析,探讨了因互连通孔和通孔阻挡层形成工艺的波动性,造成通孔高度、通孔沟槽深度和通孔底部阻挡层厚度的变化,以及这一变化对互连通孔和通孔底部互连应力诱生空洞的影响.结果表明:Cu/低-k互连中的通孔微结构效应,是影响互连应力和形成应力诱生空洞的重要因素.大高宽比的通孔结构更易因通孔高度变化而发生应力诱生空洞;通孔沟槽可以有效提高互连应力迁移的可靠性,但需要控制其深度;通孔底部阻挡层厚度对互连应力诱生空洞性能具有矛盾性,需要折中考虑. Based on the kinematic hardening model of copper,the Cu stress in different Cu/low-k via microstructures are modeled and analyzed via the finite element method to explore the changes of via height,via gouging depth and barrier layer thickness at the via bottom due to the process variation of interconnected via and via barrier layer.Then,the corresponding interconnected via and bottom interconnection stress-induced voiding(SIV) varying with the changes are analyzed.The results indicate that the via microstructure effect of Cu/low-k interconnection is a dominated factor affecting the interconnection stress and the SIV,that the via with high aspect ratio is more susceptible to SIV due to height variation,that the via gouging with suitable depth effectively improves the reliability of stress migration,and that the interconnection SIV performance and the thickness of barrier layer at the via bottom should be compromised because there exists contradiction between the two factors.
出处 《华南理工大学学报(自然科学版)》 EI CAS CSCD 北大核心 2011年第3期135-139,共5页 Journal of South China University of Technology(Natural Science Edition)
基金 电子元器件可靠性物理及其应用技术国家重点实验室基金资助项目(9140C0301040801)
关键词 Cu/低-k互连 应力诱生空洞 工艺波动 通孔微结构 Cu/low-k interconnection stress-induced voiding process variation via microstructure
  • 相关文献

参考文献12

  • 1Ogawa E T, McPherson J W, Rosal J A, et al. Stress-induced voiding under vias connected to wide Cu metal leads[ C] //Proceedings of the 40th Annual International Relia- bility Physics Symposium ( IRPS2002 ). Dallas: IEEE, 2002:312-321.
  • 2Gan D, Wang G, Ho P S. Effects of dielectric material and linewidth on thermal stress of Cu line structures [ C] // Proceeding of the IEEE 2002 International Interconnect Technology Conference ( IITC2002 ). San Francisco: IEEE ,2002:271-273.
  • 3Lim Y K, Lim Y H, Kamat N R, et al. Stress-induced voi- ding beneath vias with wide copper metal leads [ C ] // Proceeding of the llth International Symposium on the Physical and Failure Analysis of Intergrated Circuits ( IPFA2004). Tainei, IEEE .2004,103-106.
  • 4Shen Y L, Ramamurty U. Constitutive response of passivated copper films to thermal cycling [ J ]. Journal of Applied Physics,2003,93(3) : 1806-1812.
  • 5Von Glasow A,Fischer A H,Hierlerann,et al. Geometrical aspects of stress-induced voiding in Cu intereo nnects [C]// Proceedings of Advanced Metallization Conference ( AMC2002 ). Tokyo: Materials Research Society, 2002 : 161-167.
  • 6Shen Yu-lin. On the elastic assumption for copper lines in interconnect stress modeling [ J ]. IEEE Transactions on Device and Materials Reliability,2008,8 ( 3 ) :600- 607.
  • 7Lin Xiao-ling, Hou Tong-xian, Zhang Xiao-wen, et al. Thermal stress characteristics of Cu interconnects usingair-gap [ C ] // Proceedings of ICEPT-HDP 2010. Xi'an, China : IEEE ,2010:34-35.
  • 8Wang R C J, Chen L D, Yen P C, et al. Interfacial stress characterization for stress-induced voiding in Cu/low-k interconnects [ C ] //Proceeding of the 12th International Symposium on the Physical and Failure Analysis ( IPFA2005 ). Singapore : IEEE, 2005 : 96-99.
  • 9Li B,Sullivan T D, LEE T C, et al. Reliability challenges for copper interconnect [ J]. Microelectronics Reliability, 2004,44(3) :365-380.
  • 10Tsai M H, Tsai W J, Shue S L, et al Reliability of dualdamascene Cu metallization [ C ] //Proceeding of the IEEE 2000 International Interconnect Technology Conference ( IITC 2000). San Francisco : IEEE,2000:214-216.

同被引文献4

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部