期刊文献+

数字信号处理模块中的串行RapidIO设计 被引量:3

Design of Serial RapidIO in Digital Signal Processing Module
下载PDF
导出
摘要 RapidIO互连构架是一种基于可靠性的开放式标准,可应用于连接多处理器、存储器和通用计算机平台。本文基于集成双核处理器MPC8641D和FPGA芯片XC5VSX240T的数字信号处理平台,进行了串行RapidIO(SRIO)技术的开发。文中给出了SRIO互连架构的硬件设计方案以及MPC8641D中SRIO数据通信软件设计流程,实现了CPU、FPGA之间10Gbit/s数据率的高速互连。 RapidIO interconnection framework is an open standard based on reliability,which can be applied to connect multi-processor,memory and common computer platform.Based on the digital signal processing platform with dual-core processor MPC8641D and FPGA chip XC5VSX240T,serial RapidIO(SRIO) technology is developed.Hardware design approach of SRIO interconnect framework and design flow of SRIO data communication software in MPC8641D is provided,and high data rate(10Gbit/s) interconnection between CPU and FPGA is achieved.
作者 张静
出处 《火控雷达技术》 2011年第1期64-67,75,共5页 Fire Control Radar Technology
关键词 SRIO CPU FPGA SRIO CPU FPGA
  • 相关文献

参考文献5

  • 1Tsi578 Serial RapidIO Switch User Manual [ M]. Tundra Semiconductor Corporation, 2007.
  • 2Tsi578 Serial RapidIO Switch Hardware Manual [ M ]. Tundra Semiconductor Co13ooration, 2007.
  • 3Virtex-5 User Guide[ M ]. Xilinx Corporation,2007.
  • 4MPC8641D Integrated Host Processor Family Reference Manual [ M ]. Freescale Semicon- ductor, 2008.
  • 5Serial RapidlO Bring-Up Procedure on Power QUICCIII[M]. Freescale Semiconductor, 2005.

同被引文献12

引证文献3

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部