期刊文献+

一种面向CMP的可变相联度混合Cache结构 被引量:1

A CMP Oriented Variable-Way Hybrid Cache
下载PDF
导出
摘要 以V-Way Cache结构为原型,提出一种面向CMP的可变相联度混合Cache结构CMP-VH.CMP-VH将最后一级片上Cache划分成一种优化的私有/共享结构,Tag私有,数据部分私有部分共享.采用基于数据块的重用信息替换策略,提供显式和隐式两种机制在核间对共享数据进行容量划分.并行程序负载SPLASH-2的模拟实验结果表明,CMP-VH具有比单一的私有/共享结构更好的整体性能. We propose a CMP oriented variable-way hybrid cache mechanism,named CMP-VH,based on V-Way Cache.CMP-VH turns the last level cache into an optimized private/shared organization.The tag array is private,while the data array is private and shared organized.In CMP-VH,we use reuse information for cache line replacement,and provide implicit and explicit partitioning mechanisms for shared data region.The simulation result of parallel workload SPLASH-2 shows that CMP-VH excelled the pure private or shared cache.
出处 《电子学报》 EI CAS CSCD 北大核心 2011年第3期656-659,共4页 Acta Electronica Sinica
基金 国家自然科学基金(No.60970036 No.60873016) 国家863高技术研究发展计划(No.2009AA01Z124)
关键词 片上多核处理器 混合Cache结构 Reuse替换策略 chip multiprocessors hybrid cache organization reuse replacement
  • 相关文献

参考文献7

  • 1Moinuddin K Qureshi, David Thompson, Yale N Part. The v-way cache: demand based associativity via global replacement [A]. Proceedings of the 32nd Annual International Symposium on Computer Architecture[ C ]. Washington, USA: IEEE Com-puter Society Press,2005. 544-555.
  • 2P S Magnusson, M Christensson, J Eskilson, et al. Sirnics: a fidlsystem simulation platform [ J ]. Computer, 2002, 35 (2) : 50 -58.
  • 3Shivakumar P,Jouppi N. CACTI 3.0:an integrated cache tim-ing, power, and area model[ R ]. CA, USA: Western Research Laboratory, 2001.
  • 4Steven Cameron Woo,Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, Anoop Gupta. The SPLASH-2 programs: characteri-zation and methodological considerations [ A ]. Pngs of the 22nd Annual International Symposium on Computer Archi-tecture[C] .New York,USA:ACM Press, 1995.24-36.
  • 5H Dybdahl, P Stenstrom. An adaptive shared/private NUCA cache partitioning scheme for chip multiprocessors [ A ]. Pro-ceedings of the 13th International Symposium on High-Perfor-mance Computer Architecture [ C ]. Washington, USA: IEEE Computer Society Press, 2007.2-12.
  • 6Jichuan Chang, Gurindar S Sohi. Cooperative caching for chip multiprocessors[ A]. Proceedings of the 33rd Annual Intema-tional Symposium on Computer Architecture[ C]. Washington, USA: IEEE. Computer Society Press,2006.264-276.
  • 7Zeshan Chishti, Michael D PoweU, T N Vijaykumar. Optimizing replication, communication, and capacity allocation in CMPs [ A] .Proceedings of the 32nd Annual International Symposium on Computer Architecture[ C]. Washington, USA: IEEE Com-puter Society Press,2005. 357-368.

同被引文献13

  • 1M K Qureshi, Y N Patt. Utility-based cache partitioning: A low- overhead, high-performance, runtime mechanism to partition shared caches[ A ]. The 39th Annual IEEFJACM International Symposium on Microarchitecture[ C]. Washington: IEEE Com- puter Society Press, 2006.423 - 432.
  • 2Suo Guang, Yah Xunjun, Liu Guanghui, et al. IPC-based cache partitioning: an IPC-oriented dynamic shared cache partitioning mechanism[ A ]. International Conference on Convergence and Hybrid Information Technology[ C ]. Washington: IEEE Com- puter Society Press, 2008. 399 - 406.
  • 3S Kim,D Chandra, Y Solihin. Fair cache sharing and partition- ing in a chip multiprocessor architecture[ A]. The 13th Interna- tional Conference on Parallel Architecture and Compilation Techniques[ C ]. Washington: IEEE Computer Society Press, 2004. lll- 122.
  • 4K Kedzierski, M Moreto, F J Cazorla, et al. Adapting cache partitioning algorithms to pseudo-LRU replacement poficies [A].2010 IEEE International Symposium on Parallel & Dis- tributed Processing[ C]. Piscataway: IEEE Press,2010.1 - 12.
  • 5Sun Microsystems,Inc. UltraSPARC T2 supplement to the U1- traSPARC architecture 2007, Draft D1. 4. 3[ OL ]. http:// www. opensparc, net /docs/UST2-UASuppl-current-dmft-HP- EXT. pdf,2007.
  • 6T Chen, P Liu, et al. Implementation of a pseudo-LRU algo- rithm in a partitioned cache [ P ]. US Patent: 7069390, 2006 - 06.
  • 7M K Qureshi, D N Lynch, O Mutlu, et al. A case for MLP- aware cache replacement[A ]. The 33th Annual International Symposium on Computer Architecture[ C ]. Washington: IEEE Computer Society Press,2006. 167 - 178.
  • 8J Sharke.M-Sim:A flexible, multithreaded architectural simu- lation environment [ R ]. Departmem of Computer Science, State University of New York at Binghamton, Tech Report CS-TR-05-DP01,2005.
  • 9SPEC CPU2000[ OL]. http://www, specbench, org/.
  • 10A Snavely, et al. Symbiotic jobscheduling for a simultaneous multithreading processor[A]. The International Conference on Architectural Support for Programming Languages and Oper- ating Systems[ C] .New York: ACM Press,2000.234- 244.

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部