期刊文献+

二维图形加速技术研究及其FPGA实现 被引量:3

Study and Implementation of 2D Graphics Acceleration Based on FPGA
下载PDF
导出
摘要 在嵌入式系统中,图形显示性能越来越受到重视,文章对常用的二维画线和矩形填充算法进行研究,使用Verilog硬件描述语言实现其功能,并在FPGA上进行验证。实践证明,使用文中的方法进行二维绘图,具有明显的加速效果。 The performance of graphics display is becoming more and more important in embedded system,the paper studies two kinds of high-frequency algorithms,which is line drawing and rectangle filling,uses Verilog to recreat them,and implements on FPGA.Test results shows that the graphics acceleration modules can evidently accelerate the graphics display performance.
出处 《计算机与数字工程》 2011年第4期142-145,共4页 Computer & Digital Engineering
关键词 嵌入式 二维 图形加速 FPGA embedded 2D graphics acceleration FPGA
  • 相关文献

参考文献6

  • 1贾运宁,赵峰.Bresenham直线光栅化算法的硬件实现方法研究[J].信息技术,2008,32(9):132-134. 被引量:5
  • 2Jack Bresenham. A linear algorithm for incremental digital display of circular arcs[J]. Communications of ACM, 1977,20(2) : 100- 106.
  • 3Marcus Gustafsson. Design and Implementation of a 2D Acceleration engine for a Video Controller[D]. Master of Science Thesis in Electrical Engineering, Chalmers University of Technology, 2009,11.
  • 4邹雪城,陈毅成,刘政林,张浩明.手持设备中图形加速引擎BitBLT的设计[J].华中科技大学学报(自然科学版),2005,33(1):41-43. 被引量:3
  • 5吕卫国,王飞.基于FPGA编程的二维图形加速的实现方法[C]//2008江苏省自动化学会学术年会论文集.
  • 6DonaldHearn,M.Pauline Baker.计算机图形学[M].第三版.北京:电子工业出版社,2009.

二级参考文献8

  • 1McCormack J, McNamara R, Gianos C, et al. Implementing Neon: a 256 bit graphics accelerator[J]. Micro IEEE, 1999, 19:58-69.
  • 2Karube F, Minegishi N, Kamemaru T. An arbitration logic for CIF 30f/s bi-direction codec with graphic accelerator[J]. IEEE International Symposium on Circuits and Systems, 2002, 3:695-698.
  • 3Duardo O, da Graca P, Hosotani S, et al. A cost effective HDTV deceder IC with integrated system controller, down converter, graphics engine and display processor[J]. IEEE Transactions on Consumer Electronics, 1999,45 : 879-883.
  • 4Adams, John M, Vandendriessche, et al. Graphics acceleration architecture design [J ]. Printed Circuit Design, 1994, 11(2): 15.
  • 5Wu Q, Pedram M, Wu X. Clock-gating and its application to low power design of sequential circuits[J]. Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, 2000, 47:415-420.
  • 6Bresenham J E. A linear algorithm for incremental digital display of circular arcs[J]. Communications of ACM, 1977, 20(2) : 100 - 106.
  • 7Donald Hearn, M Pauline Baker. Computer Graphics[M]. C Version, 2nd Ed. New York: Prentice Hall, 1997:84-94.
  • 8程锦,陆国栋,谭建荣.基于直线特性的直线生成集成算法[J].中国图象图形学报(A辑),2001,6(4):392-395. 被引量:5

共引文献6

同被引文献30

  • 1张玉芳,刘君,彭燕.一种改进的扫描线多边形填充算法[J].计算机科学,2005,32(6):164-166. 被引量:18
  • 2赵京东.一个椭圆生成算法[J].计算机工程与应用,2006,42(35):27-29. 被引量:3
  • 3孔全存,李成贵,张凤卿.主飞行仪表图形加速显示系统的FPGA设计[J].电子技术应用,2007,33(4):62-64. 被引量:8
  • 4EDA先锋工作室.Altera FPGA/CPLD设计(高级篇)[M].北京:人民邮电出版社,2005.
  • 5VESA. VESA Enhanced Display Data Channel Stand- ard Version 1,1999.
  • 6VESA. VESA BIOS Extensions/Display Data Channel Standard Version 1.1,1999.
  • 7Kip R.Irvine.Intel汇编语言程序设计[M].温玉杰等译.第五版.北京:电子工业出版社,2007.
  • 8VESA. VESA Enhanced Extended Display Identifica- tion Data Standard Release A Rev. 1,2000.
  • 9PCI SIG. PCI Local Bus Specification Revision 2. 2, 1998.
  • 10Philips Semiconductors. The I2C-Bus Specification Version 2. 1,2000.

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部