期刊文献+

90纳米CMOS双阱工艺下STI深度对电荷共享的影响 被引量:1

Impact of STI Depth on Charge Sharing in 90nm CMOS Technology
下载PDF
导出
摘要 基于3维TCAD器件模拟,研究了90nm CMOS双阱工艺下STI对电荷共享的影响。研究结果表明:增大STI深度能有效抑制NMOS电荷共享,且550nm为抑制电荷共享的有效深度,超过这个深度收集的电荷量几乎保持不变;而对于PMOS,STI深度的增加使电荷共享线性减小。这对于电荷共享加固具有重要指导意义。 The dependence of various STI depths on charge sharing in 90nm dual well CMOS technology was investigated.TCAD simulation results show that increasing STI can restrain charge sharing of NMOS effectively,and 550nm is the effective depth for the prevention of charge diffusion,beyond which the collected charge almost keeps constant;for PMOS,charge sharing decreases linearly with the increment of STI depth.This conclusion is useful for irradiation-hardness.
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2011年第2期136-139,共4页 Journal of National University of Defense Technology
基金 国家自然科学基金重点资助项目(60836004 61006070 61076025)
关键词 电荷共享 单粒子效应 浅沟槽隔离(STI) 双极效应 charge sharing SEE(single event effect) STI(shallow trench isolation) bipolar amplification effect
  • 相关文献

参考文献9

  • 1Amusan OA, Witulsld A F, Massengill LW, etal. Charge Collection and Charge Sharing in a 130 nm CMOS Technology [J]. IEEE Tram. Nucl. Sci., Dec. 2006, 53(6): 3253-3258.
  • 2Zoutendyk J A, Edmonds L D, Smith L S. Characterization of Multiplebit Errorss from Single-ion Tracks in Integrated Circuits [J]. IEEE Trans. Nucl. Sci., Doc. 1980, 36(6): 2267-2274.
  • 3Olson B D, Ball D R, Warren K M, et al. Simultaneous Single Event Charge Sharing and Parasitic Bipolar Conduction in a Highlyscaled SRAM Design [ J ]. IEEE Trans. Nucl. Sci., Dee. 2.005, 52(6) : 2132 - 2136.
  • 4Arnusan O A, Stemberg A L, Witulski A F, etal. Single Event Upsets in a 130 nm Hardened Latch Design Duc to Charge Sharing[C]//Proc. 45th Int. Reliability Physics Syrnp., Atizona, USA, 2307: 306-311.
  • 5Lawrence R K, Kelly A T. Single Event Effect Induced Multiple Cell Upsets in a Goaraercial 90 run CMOS Digital Technology [J]. IEEE Trans. Nucl. Sci., Dec. 2008, 55(6): 3367-3374.
  • 6Amusan O A. Effect of Single-event-induced Charge Sharing in Sub -100 nm Bulk CMOS Technology [D]. Vanderbilt University, 2006.
  • 7Amusan O A, Masengill L W, Baze M P, et al. Mitigatien Techniques for Single Event Induced Charge sharing in a 90 nm Bulk CMOS Process [ C ]//Proc. 46th Int. Reliability Physics Syrup., Phoenix, USA, 468- 472.
  • 8Mikoshiba H,Homma T,Hamano K.A New Tiench Isolation Technology as a Replacement of LOCOS[C]//IEEE IEDM Tech. Dig. 1984;578-581.
  • 9Amusan O A, Witulski A F, Massengill L W, etal. Charge Collection and Charge Sharing in a 130 nm CMO5 Technology [J]. IEEE Trans. Nucl. Sci., Dec.2006, 53(6): 3253-3258.

同被引文献10

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部