期刊文献+

基于FPGA的WTB总线控制器设计 被引量:3

Design of WTB Controller Based on FPGA
下载PDF
导出
摘要 介绍了绞线式列车总线(WTB)及其总线控制器,着重分析了链路层、物理层功能。将WTB总线控制器划分为几个基本的功能单元,以ISE软件作为开发平台,采用VHDL硬件描述语言进行编程,成功地建立了WTB总线控制器IP核。 In this paper,Wire Train bus and its bus controller are introduced,and the function of Link Layer and Physical Layer are emphatically analyzed.On basis of this,the WTB Controller is divided into several basic functional units.Using ISE software as development platform,the IP core of WTB Controller is successfully established by adopting VHDL hardware description language for programming.
作者 蒋国涛
出处 《铁道机车车辆》 北大核心 2011年第2期87-91,共5页 Railway Locomotive & Car
关键词 绞线式列车总线 链路层 物理层 曼彻斯特 状态机 wire train bus link layer physical layer manchester state machine
  • 相关文献

参考文献3

  • 1IEC 61375. Part l:Train Communication Networks[S].
  • 2ISO/IEC3309-1993信息技术.系统之间电信与信息交换高级数据链路控制规程-框架结构[s].
  • 3应三丛,张行.基于FPGA的HDLC协议控制器[J].四川大学学报(工程科学版),2008,40(3):116-120. 被引量:20

二级参考文献9

  • 1范昌平,应三丛.多雷达的一种高可靠智能接入和规范处理[J].四川大学学报(自然科学版),2006,43(4):763-767. 被引量:2
  • 2Thomas D, Moorby P. The verilog hardware description language[ M]. MA:Kluwer Academic, 1991.
  • 3Arnold M. Verilog digital computer design: algorithms to hardware[ M ]. NJ : Prentice Hall, 1998.
  • 4Lee J. Verilog quickstart [ M ]. MA: Kluwer Academic, 1997.
  • 5IEEE. Hardware description language based on the verilog hardware description language [ S ]. IEEE Std 1364-1995, 1955.
  • 6Sternheim E, Singh B, Trivedi Y. Digtial design and synthesis with verilog HDL[M]. CA:Automata Publishing Company, 1993.
  • 7Internet Engineering Task Force. PPP in HDLC-like framing [ S]. RFC-1662,1994.
  • 8李仲令.编码理论和应用[M].成都:电子科技大学出版社,1989.
  • 9Bhasker J.Verilog HDL硬件描述语言[M].2nd Ed.徐振林,等译.北京:机械工业出版社,2000.

共引文献19

同被引文献20

  • 1李常贤,谢步明.TCN通信技术的自主研发[J].机车电传动,2006(2):10-13. 被引量:14
  • 2蔡国强,贾利民,刘春煌,李熙.绞线式列车总线初运行算法分析[J].铁路计算机应用,2007,16(5):1-3. 被引量:4
  • 3International Electro Technical Commission. IEC 61375-1-1999 Electric Railway Equipment-Train Bus-Part 1 : Train Communication Network [S]. Geneva: International Electro Technical Commission, 1999.
  • 4International Union of Railways. UIC 556-2004 Information Transmission in the Train (Train Bus) [S]. Paris: In- ternational Union of Railways, 2004.
  • 5FEMANDEZ D, JIMENZ J, ANDREU J, et al. A TCN Gateway Emulator [C] //Proceedings of IEEE Interna- tional Symposium on Industrial Electronics. Bilbao: ISIE, 2007.. 2911-2916.
  • 6JIMENEZ J, MARTIN J L, BIDARTE U, et al. Design of a Master Device for the Multifunction Vehicle Bus [J]. IEEE Transactions on Vehicular Technology, 2007, 56 (6): 3695-3708.
  • 7FREESCALE Semiconductor. MPC8250 Hardware Specifications[M/OL]. Texas: Freescale Semiconductor, 2009 [-2013-01-10~. http://www, freescale, com/files/32bit/doc/data_sheet/MPC8250EC, pdf.
  • 8ADTRANZ. MVI~ 01 Multifunction Vehicle Bus Controller Data Sheet [M/OL]. Switzerland: Adtranz, 1997 E2013 01-15~. http://en, pudn. com/downloads394/sourcecode/app/detail1683938_en, html.
  • 9王建芳,夏清国.基于NiosⅡ的WTB网络节点机的设计与配置[J].计算机测量与控制,2007,15(11):1635-1637. 被引量:2
  • 10nternational Standard.IEC61375-1,Part 1:Train Communication Network[S].Geneva:2nd Edition,04,2007.

引证文献3

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部