期刊文献+

PDSOI DTMOS for analog and RF application

PDSOI DTMOS for analog and RF application
原文传递
导出
摘要 Based on the platform of 0.35μm PDSOI CMOS process technology, the partially depleted siliconon-insulator dynamic threshold voltage (PDSOI DT) NMOS with an H-gate was implemented. The analog characteristics and RF characteristics of the gate-body contacted dynamic threshold voltage H-gate NMOS and con- ventional H-gate NMOS were performed and compared. Furthermore, the fundamental operation principle and physical mechanism of the PDSOI H-gate DTMOS compared with the conventional H-gate NMOS are analyzed in detail. The results indicate that the cutoff frequency can reach 40 GHz and the maximum oscillation frequency 29.43 GHz as Vgs = 0.7 V and Vas = 1 V. Based on the platform of 0.35μm PDSOI CMOS process technology, the partially depleted siliconon-insulator dynamic threshold voltage (PDSOI DT) NMOS with an H-gate was implemented. The analog characteristics and RF characteristics of the gate-body contacted dynamic threshold voltage H-gate NMOS and con- ventional H-gate NMOS were performed and compared. Furthermore, the fundamental operation principle and physical mechanism of the PDSOI H-gate DTMOS compared with the conventional H-gate NMOS are analyzed in detail. The results indicate that the cutoff frequency can reach 40 GHz and the maximum oscillation frequency 29.43 GHz as Vgs = 0.7 V and Vas = 1 V.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第5期52-56,共5页 半导体学报(英文版)
基金 Project supported by the State Key Development Program for Basic Research of China(No.2006CB3027-01).
关键词 SILICON-ON-INSULATOR dynamic threshold voltage analog and RF characteristics silicon-on-insulator dynamic threshold voltage analog and RF characteristics
  • 相关文献

参考文献10

  • 1Fuse T, Ohta M, Tokumasu M, et al. A 0.5-V power-supply scheme for low power system LSIs using multi-Vth SOl CMOS technology. IEEE J Solid-State Circuits, 2003, 38(2): 303.
  • 2Huang R, Zhang X, Han R, et al. A two-dimensional physically- based current model for deep submicrometer SOI dynamic threshold-voltage MOSFET. Solid-State Electron, 2003, 47(8): 1275.
  • 3Huang R, Zhang X, Han R, et al. Analytical modeling for the collector current in SOI gate controlled hybrid transistor. Solid-State Electron, 1996, 39(12): 1816.
  • 4Assaderaghi F, Sinisky D, Parke S A, et al. Dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage VLSI. IEEE Trans Electron Devices, 1997, 44(3): 414.
  • 5Huang R, Wang Y. Comprehensive analysis of short channel effeet in the SOl gate controlled hybrid transistor (GVHT). INT J Electron, 1999, 86:685.
  • 6Tanaka T, Momiyama Y, Sugii T. Fmax enhancement of dynamic threshold voltage MOSFET (DTMOS) under ultra-low supply voltage. IEEE Electron Devices Meeting, 1997:423.
  • 7Bi-Jinshun,HaiCha-ohe_studyon the characteristics of SOI DT-MOS with reverse Schottky barriers. Chinese Journal of Semiconductors, 2006, 27(9): 1526.
  • 8Hirose T, Momiyama Y, Ksugi M, et al, A 185 GHz fmax SOl DTMOS with a new metallic overlay gate for low power RF applications. IEEE Electron Devices Meeting, 2001:33.5.1.
  • 9Lindert N, Sugii T, Tang D, et al. Dynamic threshold pass- transistor logic for improved delay at low power supply voltage. IEEE J Solid-State Circuits, 1999, 34 (1): 85.
  • 10Chung I Y, Park Y J, Min H S. A new SOI inverter using dynamic threshold for low power applications. IEEE Electron Devices Lett, 1997, 18(6): 248.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部