期刊文献+

一种适于引入Dither的流水线ADC结构 被引量:1

A Pipelined ADC Structure Adaptable to Dither Introduction
下载PDF
导出
摘要 在ADC中应用Dither技术,可以减小ADC的量化误差、在统计上减小DNL误差、提高ADC的分辨率,但是却存在输入信号较大时,引入Dither噪声后可能发生信号溢出的问题。在此针对流水线ADC分级结构的特殊性,提出一种流水线ADC结构,在普通流水线ADC的第一子级后增加残差改变模块,在改进的流水线ADC中可以引入一定幅度范围内的Dither而不发生溢出。最后,在Simulink中搭建流水线ADC的行为级模型进行了仿真验证,证明所提出的流水线ADC结构在保证引入Dither后信号不会溢出的同时,也能有效地提升其SFDR性能。 Application of the dither technology in,ADC is possible to reduce the quantization error of ADC and DNL error in statistics and improve its dynamic performance.but there is a problem that the signal overflow may occur when the amplitude of input signal is large.A pipelined ADC structure is proposed according to the characteristic of pipeline ADC, that is, a modual for resdual error modification is added behind the firtst sub-stage of pipelined ADC. In the improved pipeline ADC structure a Dither which is in the limited range can be introduced without appearance of the signal overflow. It proves that the new pipelined ADC structure can prevent the signal overflow caused by Dither addition and improve the spurious-free dynamic range(FSDR)by modeling the pipelined ADC system in simulink.
作者 张云 李广军
出处 《现代电子技术》 2011年第10期160-162,共3页 Modern Electronics Technique
基金 国家"863"目标导向基金资助项目(2009AA01Z259)
关键词 流水线ADC DITHER 无杂散动态范围 残差 pipehined ADC Dither SFDR residual arror
  • 相关文献

参考文献8

  • 1张庆民,吴义宝,安琪,王砚方.用随机起伏信号(dither)方法改善ADC的SFDR指标[J].核电子学与探测技术,2001,21(2):110-113. 被引量:3
  • 2陈静,侯媛彬.Dither信号理论分析及仿真[J].电光与控制,2009,16(12):46-47. 被引量:3
  • 3WAGDY Mahmoud Fawzy. Effect of various Dither forms on quantization errors of ideal A/D converters [J]. IEEE Transactions on Instrumentation and Measurement, 1989, 38 (4): 850-855.
  • 4GRAY Robert M. Quantization noise spectra [J].IEEE Transaction on Information, 1990, 36 (6): 1220-1243.
  • 5CARBONE Paolo, PETRI Dario. Effect of additive Dither on the resolution of ideal quantizers [J].IEEE Transactions on Instrumentation and Measurement, 1994, , 43 (3): 389-396.
  • 6WANNAMAKE Robert Alexander. The theory of dithered quantization [D]. Belgium: University of Waterloo, 2003.
  • 7CHIU Yun, GRA Paul R. A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR EJ]. IEEE Journal of Solidstate Circuits, 2004, 39 (12): 2139-2151.
  • 8SHU Yun-shiang, SONG B S. A 15-bit linear 20-MS/s pipelined ADC digitally calibrated with signal-dependent dithering [J].IEEE Journal of Solid-state Circuits, 2008, 43 (2): 342-350.

二级参考文献6

  • 1Leon Melkonian,黄佑勇,魏国华,王忍.利用dither技术改善A/D转换器性能[J].通信对抗,2005(1):58-62. 被引量:3
  • 2[1]John Vanderkooy,et al.Resolution Below the Least Significant Bit in Digital Systems with dither[J].J Audio Eng Soc,1984,32(3):106
  • 3DOMANSKA A. A-D conversion with Dither signal-possibilities and limitations [ J ]. Measurement Science Review,2001,1 ( 1 ) :75-78.
  • 4詹永卫.中频采样系统中Dither电路的设计.科技信息,2008,(18):373-374.
  • 5PEREIRA D J M, GIRAO P S, SERRA C A. Dithering performance of oversampled ADC system sected by hysteresis [ J ]. Measurement,2002,32 ( 1 ) : 51-59.
  • 6张庆民,吴义宝,安琪,王砚方.用随机起伏信号(dither)方法改善ADC的SFDR指标[J].核电子学与探测技术,2001,21(2):110-113. 被引量:3

共引文献4

同被引文献11

  • 1Dias P, Silva G, Cruz S. Dithering performance of oversampled ADC systems affected by hysteresis[J]. Journalof the International Measurement Confederation, 2002,32(1) ;51-59.
  • 2Wagdy Z,Fawzy M. Effect of additive dither on the reso-lution of ADC ,s with single-bit or mulibit errors [ J].IEEE Transactions on Instrumentation and Measurement,1996,45(2) : 610-615.
  • 3Suresh B, WoIIman H B. Testing an ADC linearized withpseudorandom dither [ J] . IEEE Transactions on Instru-mentation and Measurement, 1998,47(4) : 839-848.
  • 4Blesser B, Locantii B. The application of narrowbandDither operating at the Nyquist frequcney in digital sys-tems to provide improved signal to noise ratio over con-ventional Dithering [J] . Audio Eng, 1987,35(6):446-454.
  • 5Anna D. A-D conversion with Dither signal-possibilities1(1) : 75-78.
  • 6Wagdy M F,Ng W. Validity of uniform quantization errormodel of sinusoidal signals without and with Dither [ J].IEEE Transactions on Instrumentation and Measurement,1989,38(3) : 718-722.
  • 7Shu Y S,Song B S. A 15 bit linear 20M Sample/s pipe-lined ADC digitally calibrated with signal-dependent Dith-ering [J]. IEEE Journal Solid-State Circuits,2008,43(2): 342-350.
  • 8陈廷乾,许俊,朱凯,周立人,任俊彦.高精度流水线A/D转换器误差分析与系统设计[J].微电子学,2008,38(1):125-128. 被引量:5
  • 9程梦璋,景为平.新型流水线ADC的设计与分析[J].电子科技大学学报,2008,37(6):930-933. 被引量:7
  • 10王粒宾,崔琛,沙正虎.截断效应下平滑信号的稀疏分解方法[J].信号处理,2011,27(6):956-960. 被引量:1

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部