期刊文献+

Substrate bias effects on collector resistance in SiGe heterojunction bipolar transistors on thin film silicon-on-insulator 被引量:1

Substrate bias effects on collector resistance in SiGe heterojunction bipolar transistors on thin film silicon-on-insulator
下载PDF
导出
摘要 An analytical expression for the co/lector resistance of a novel vertical SiGe heterojunction bipolar transistor (HBT) on thin film silicon-on-insulator (SOI) is obtained with the substrate bias effects being considered. The resistance is found to decrease slowly and then quickly and to have kinks with the increase of the substrate-collector bias, which is quite different from that of a conventional bulk HBT. The model is consistent with the simulation result and the reported data and is useful to the frequency characteristic design of 0.13 μtm millimeter-wave SiGe SOI BiCMOS devices. An analytical expression for the co/lector resistance of a novel vertical SiGe heterojunction bipolar transistor (HBT) on thin film silicon-on-insulator (SOI) is obtained with the substrate bias effects being considered. The resistance is found to decrease slowly and then quickly and to have kinks with the increase of the substrate-collector bias, which is quite different from that of a conventional bulk HBT. The model is consistent with the simulation result and the reported data and is useful to the frequency characteristic design of 0.13 μtm millimeter-wave SiGe SOI BiCMOS devices.
出处 《Chinese Physics B》 SCIE EI CAS CSCD 2011年第5期450-454,共5页 中国物理B(英文版)
基金 Project supported by National Ministries and Commissions(Grant Nos.51308040203 and 6139801) the Fundamental Research Funds for the Central Universities,China(Grant Nos.72105499 and 72104089) the Natural Science Basic Research Plan in Shaanxi Province of China(Grant No.2010JQ8008)
关键词 collector resistance substrate bias effect SiGe heterojunction bipolar transistor thinfilm silicon-on-insulator collector resistance, substrate bias effect, SiGe heterojunction bipolar transistor, thinfilm silicon-on-insulator
  • 相关文献

参考文献10

  • 1Cai J, Ajmera A, Ouyang C, Oldiges P, Steigerwalt M, Stein K, Jenkins K, Shahidi G and Ning T 2002 Symposium on VLSI Technology Digest of Technical Papets Honolulu, HI, United states, June 11-13, 2002 p. 172.
  • 2Clai J and Ning T H 2004 7th International Conference on Solid-State and Integrated Circuits Technology Proceedings Beijing, China, October 18-21 2004 p. 2102.
  • 3Avenier G, Chevalier P, Vandelle B, Lenoble D, Saguin F, Fregonese S, Zimmer T and Chantre A 2005 Proceedings of ESSDERC 2005, 31st European Solid-State Device Research Conference Grenoble, France, September 12-16, 2005 p. 133.
  • 4Avenier G, Diop M, Chevalier P, Troillard G, Loubet N, Bouvier J, Depoyan Linda, Derrier N, Buczko M, Leyris C, Boret S, Montusclat S, Margain A, Pruvost S, Nicolson S T, Yau K H K, Revil N, Gloria D, Dutartre D, Voinigescu S P and Chantre, A 2009 IEEE J. Solid-State Circuits 44 2312.
  • 5Avenier G, Fregonese S, Chevalier P, Bustos J, Saguin F, Schwartzmann T, Maneux C, Zimmer T and Chantre A 2008 IEEE Trans. Electron Devices 55 585.
  • 6XuXB, ZhangHM, HuHY, MaJLandXuL J 2011 Chin. Phys. B 20 018502.
  • 7Fregonese S, Avenler G, Maneux, C, Chantre A and Zimmer T 2005 Proceedings of ESSDERC 2005. 31st European Solid-State Device Research Conference Grenoble, France, September 12-16, 2005 p. 153.
  • 8Fregonese S, Avenier G, Maneux, C, Chantre A and Zimmer T 2005 Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting Santa Barbara, CA, USA, October 9-11, 2005 p. 184.
  • 9Fregonese S, Avenier G, Maneux, C, Chantre A and Zimmer T 2006 IEEE Trans. Electron Devices 53 296.
  • 10Chen T B, Bellini M, Zhao E H, Comeau J P, Sutton A K, Grens C M, Cressler J D, Cai J and Ning T H 2005 Proceedings of the IEEE Bipolar//BiCMOS Circuits and Technology Meeting Santa Barbara, CA, USA, October 9-11, 2005 p. 256.

同被引文献5

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部