期刊文献+

基于多线程结构的编译优化技术 被引量:2

Compilation Optimization for Multithreaded Architecture
下载PDF
导出
摘要 编译优化是多线程技术中的一个重要组成部分,也是目前多线程研究中比较薄弱的环节。本文讨论了初步多线程换型中相关的编译优化技术,并给出了基本的分析和比较结果。 Compilation optimization is an important part of multithreading,and is also a weak section in current research.This paper discusses related compilation optimization technologies in primary multithreaded models,and presents the basic analysis and comparision results.
出处 《计算机工程与科学》 CSCD 1999年第4期13-16,共4页 Computer Engineering & Science
关键词 多线程结构 编译 优化 代码生成 multithreaded architecture,compilation,optimization,code generation.
  • 相关文献

参考文献5

  • 1Hwu W M W,Proc IEEE,1995年,83卷,12期,1625页
  • 2Lee B,IEEE Computer,1994年,8期
  • 3Prasadh R G,Proc Int Conf Parallel Processing,1991年
  • 4Prasadh R G,Proc Int Conf Parallel Processing,1991年,84页
  • 5Hwang Kai,Advanced Computer Architecuture

同被引文献21

  • 1胡定磊,陈书明.低功耗编译技术综述[J].电子学报,2005,33(4):676-682. 被引量:11
  • 2李程俊,张求明.求解TSP问题的多线程演化算法[J].计算机工程与设计,2005,26(7):1744-1746. 被引量:5
  • 3崔昌栋,鞠大鹏,李兆麟.采用路选择技术实现的低功耗高速缓存设计[J].清华大学学报(自然科学版),2007,47(1):116-118. 被引量:1
  • 4Tullsen D M,Eggers S J,Levy H M,et al.Simultaneous multithreading:maximizing on-chip parallelism[C]//22nd ISCA,1995.
  • 5Tullsan D M.Exploiting choice:instruction fetch and issue on an implementable simultaneous multithreading processor[C]//23nd ISCA,May 1996.Proceedings of the 27th International Symposium on Computer Architecture, ISCA, 2000: 83-94.
  • 6Cai G,Lim C H.Architectural level power/performance optimization and dynamic power estimation[C]//Cool Chips Tutorial collocated with MICRO32,1999.
  • 7Burd T B, Brodersen R W.Energy efficient CMOS microprocessor design[C]//Proceedings of HICSS Conference, Maui, Hawaii, 1995 : 288-297.
  • 8Dhodapkar A,Lim C H,Cai G.TEMPEST:a Thermal Enabled MultiModel Power/Performance Estimator[C]//Workshop on Power-Aware Computer Systems,Boston,2000:112-125.
  • 9Ghiasi S,Grunwald D.A comparison of two architectural power models[C]//Workshop on Power-Aware Computer Systems,Cambridge, 2000:137-151.
  • 10Seng J S,Tune E S,Tullsen D M.Reduceing power with dynamic critical path information[C]//Proceedings of the 34th Annual International Symposium on Microarchitecture.Los Alamitos:IEEE Computer Society,2001 : 114-123.

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部