期刊文献+

未知逻辑的故障电路快速重构算法研究

Research into the Fast Restructuring Algorithm for Unknown Logical Breakdown Electric Circuit
下载PDF
导出
摘要 针对未知逻辑的故障电路诊断与修复问题,研究了一种以同样功能的正常电路作为参考电路,然后利用电路逻辑快速重构算法进行故障修复的方法。该算法将对参考电路的逻辑功能采集与故障电路的逻辑功能重构同步进行,既能降低算法运行过程中的空间消耗,同时也避免了故障电路逻辑功能重构过程中,进行复杂的逻辑综合。此外该算法改进了传统的分块串行处理模式,解决了将采集数据分块并行逻辑综合的问题,提高了故障电路重构的速度。测试表明,相对直接的Q-M逻辑综合算法,该算法处理时间最快能减少70%。 To diagnose and repair the unknown logic breakdown electric circuit,one kind of fast restructuring algorithm that used to take place the breakdown electric circuit is studied,based on the analysis of the similar function normal electric circuit.This algorithm gathers the logical function of the reference circuit and simultaneously restructures that of the breakdown electric circuit,which can not only reduce the algorithm running time and storages space,but also avoid carrying on the complex comprehensive algorithm in the process of breakdown circuit logic function restructuring.In addition,it also solves the problem of the gathered data block synthesis paralleling,which may raise the restructured speed of the breakdown electric circuit.The test result indicates that the algorithm designed in this paper can reduce time as much as 70%,compared with the direct Q-M logic synthesis algorithm.
作者 李可长
出处 《河池学院学报》 2011年第2期36-40,共5页 Journal of Hechi University
关键词 故障修复 电路重构 逻辑综合 速度 参考电路 breakdown repairing electric circuit restructuring logic synthesis speed reference circuit
  • 相关文献

参考文献12

二级参考文献52

  • 1谷云辉,刘亚斌.基于自动测试系统的故障诊断方法研究[J].微计算机信息,2005,21(07S):146-148. 被引量:21
  • 2王琳,王晓峰,钟波.基于仿真和编码理论的数模混联电路故障诊断方法研究[J].现代电子技术,2007,30(14):185-188. 被引量:2
  • 3郑崇勋.数字系统诊断与综合[M].西安:西安交大出版社,1986..
  • 4Bardell P, McAnney W. Built-in Test for VLSI, Pseudorandom Techniques [M]. New York: Wiley, 1987.
  • 5Bennetts R. Design of Testable Logic Circuits [M]. MA: Addison-Wesley, 1984.
  • 6Nagle H. Design for testability and built-in self-test: a review [J]. IEEE Trans. on Industrial Electronics, 1989, 36 (2): 129-140.
  • 7Maunder C. The Test Access Port and Boundary Scan Architecture [M]. CA: IEEE Computer Society Press, 1992.
  • 8Steininger A. Testing and built-in self-test-A survey [J]. Journal of Systems Architecture, 2000, 46: 721-747.
  • 9Amerasekera E, Najm F. Failure Mechanisms in Semiconductor Devices.2nd [M]. New York: Wiley, 1997.
  • 10Fritzemeier R, Nagle H. Fundamentals of testability-tutorial [J]. IEEE Trans. on Industrial Electronics, 1989, 36 (2): 117-128.

共引文献34

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部