High Level Design Flow Targeting Real Multistandard Circuit Designer Requirements
High Level Design Flow Targeting Real Multistandard Circuit Designer Requirements
出处
《通讯和计算机（中英文版）》
2011年第5期335-346,共12页
Journal of Communication and Computer
关键词
设计流程
电路设计
标准
瞄准
设计方法
通道选择
DECT
UMTS
Low power design, decimation filter, wireless multi-standard receiver, clock-gating, MAC unit, clock-tree.
参考文献21
-
1Y.S. Poberezhskiy, G.Y. Poberezhskiy, Flexible analog front ends of reconfigurable radios based on sampling and reconstruction with internal filtering, EURASIP Journal on Wireless Communications and Networking 5 (2005).
-
2S. Kim, W.C. Lee, S. Ahn, S. Choi, Design of CIC roll-off compensation filter in a W-CDMA digital IF receiver, Digital Signal Processing 16 (2006).
-
3H.J. Lin, H.S. Shi, A digital image-rejection sub-system for low-IF receivers, International Conference on Communication Technology Proceedings, 2003, pp. 762 -765.
-
4L. Presti, Efficient modified-Sinc filters for Sigma-Delta A/D converters, IEEE Transactions on Circuits and Systems-If Analog and Digital Signal Processing 47 (2000).
-
5A. Ghazel, L. Naviner, K. Grati, On design and implementation of a decimation filter for multi-standards wireless transceivers, IEEE Transactions on Wireless Communications 2002 (558-562).
-
6P.B. Kenington, L. Astier, Power consumption of A/D converters for software radio applications, IEEE Transactions on Vehicular Technology 49 (2000) 643-650.
-
7R. Rao, A. Srivastava, D. Blaauw, D. Sylvester, Statistical analysis of subthreshold leakage current for VLSI circuits, IEEE Transactions on Very Large Scale of Integration (VLSI) Systems 12 (2004).
-
8P. Chandrakasan, R.W. Brodersen, Minimizing power consumption indigital CMOS Circuits, in: Proc. IEEE,1995, pp. 498-523.
-
9P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, R. Brodersen, Optimiszing power using transformations, IEEE Transactions on Computer-Aided of Integrated Circuits and Systems 14 (1995).
-
10H. Lee, A power-aware scalable pipelined Booth multiplier, in: Proc. IEEE International Systems-on-Chip Conference, 2004, pp.123-126.
-
1Cai Hua,Li Ping.A novel 2.2 Gbps LVDS driver circuit design based on 0.35μm CMOS[J].Journal of Semiconductors,2010,31(10):110-114.
-
2卢纯,石秉学,陈卢.Circuit Design of On- Chip BP Learning Neural Networkwith Programmable Neuron Characteristics[J].Journal of Semiconductors,2000,21(12):1164-1169.
-
3韩露.专用HDLC协议芯片的应用[J].移动通信,2003,27(11B):231-232. 被引量：3
-
4lvaro Palomo Navarro,Rudi Villing,Ronan J. Farrell.Practical Non-Uniform Channelization for Multistandard Base Stations[J].ZTE Communications,2011,9(4):15-24.
-
5吴方,王亚宾,陈利光,王健,来金梅,王元,童家榕.Circuit design of a novel FPGA chip FDP2008[J].Journal of Semiconductors,2009,30(11):121-126. 被引量：1
-
6樊祥宁,陶健,包宽,王志功.A reconfigurable passive mixer for multimode multistandard receivers in 0.18 μm CMOS[J].Journal of Semiconductors,2016,37(8):77-84.
-
7舒海军,陈光化,邹国良.双口RAM在MPEG-2运动补偿的FPGA实现中的应用[J].电子技术（上海）,2003,30(6):28-30.
-
8胡铁乔.DVB-C机顶盒在线升级原理及实现[J].中国民航学院学报,2006,24(5):34-38. 被引量：2
-
9赵存刚,陈光化,邹国良,赵波,舒海军.一种新的MPEG-2运动补偿VLSI结构[J].上海大学学报（自然科学版）,2004,10(6):555-558.
-
10HAN Lei,VOLOSHIN Arkady.RELIABILITY OF TEST LANDS TARGETING IN BED-OF-NAILS STYLE TEST FIXTURE[J].Chinese Journal of Mechanical Engineering,2006,19(1):151-155.
