期刊文献+

Study of hybrid orientation structure wafer

Study of hybrid orientation structure wafer
原文传递
导出
摘要 Two types of 5μm thick hybrid orientation structure wafers,which were integrated by(110)or(100) orientation silicon wafers as the substrate,have been investigated for 15-40 V voltage ICs and MEMS sensor applications.They have been obtained mainly by SOI wafer bonding and a non-selective epitaxy technique,and have been presented in China for the first time.The thickness of BOX SiO2 buried in wafer is 220 nm.It has been found that the quality of hybrid orientation structure with(100)wafer substrate is better than that with(110)wafer substrate by"Sirtl defect etching of HOSW". Two types of 5μm thick hybrid orientation structure wafers,which were integrated by(110)or(100) orientation silicon wafers as the substrate,have been investigated for 15-40 V voltage ICs and MEMS sensor applications.They have been obtained mainly by SOI wafer bonding and a non-selective epitaxy technique,and have been presented in China for the first time.The thickness of BOX SiO2 buried in wafer is 220 nm.It has been found that the quality of hybrid orientation structure with(100)wafer substrate is better than that with(110)wafer substrate by"Sirtl defect etching of HOSW".
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第6期21-23,共3页 半导体学报(英文版)
基金 Project supported by the National Basic Research Program of China(No61398) the National Laboratory of Analog Integrated Circuits Foundation of China(NoYZ0808)
关键词 HOT SOI (110)crystal orientation 15-40 V ICs MEMS sensor HOT SOI (110)crystal orientation 15-40 V ICs MEMS sensor
  • 相关文献

参考文献9

  • 1Sato T, Takeishi Y, Hara H. Effects of crystallographic orientation on mobility, surface state density, and noise in p-type inversion layers on oxidized silicon surfaces. Jpn J Appl Phys, 1969, 8(5): 588.
  • 2Fischetti M, Ren Z, Solomon P, et al. Six-band kp calculation of the hole mobility in silicon inversion layers: dependence on sur- face orientation, strain, and silicon thickness. J Appl Phys, 2003, 94(2): 1079.
  • 3Yang M, Ieong L, Shi K, et al. High performance CMOS fabri- cated on hybrid substrate with different crystal orientations. In- ternational Electron Devices Meeting, 2003:453.
  • 4Nakamura H, Ezaki T, Iwamoto T, et ai. Effects of selecting chan- nel direction in improving performance of sub- 100nm MOSFETs fabricated on (110) surface Si substrate. Jpn J Appl Phys, 2004, 43(4B): 1723.
  • 5Mizuno T, Sugiyama N, Tezuka T, et al. (110)-surface strained- SOI CMOS technology. IEEE Trans Electron Devices, 2005, 52(3): 367.
  • 6Stathis J H, Bolam R, Yang M, et al. Interface state generation in pFETs with ultra-thin oxide and oxynitride on (100) and (110) Si substrates. Microelectron Eng, 2005, 80(1): 126.
  • 7Stung C Y, Yin H, Ng H Y. High performance CMOS bulk tech- nology using direct silicon bond (DSB) mixed crystal orientation substrates. International Electron Devices Meeting, 2005:225.
  • 8Yang M, Chan V W C, Chan K K, et al. Hybrid-orientation tech- nology (HOT): opportunities and challenges. IEEE Trans Elec- tron Devices, 2006, 53(5): 965.
  • 9Krishnamohan T, Kim D, Thanh V D. Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and << 60 mV/dec subthreshold slope. International Electron Devices Meeting, 2008:1.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部