期刊文献+

一种灵活TAM总线分配的SoC测试调度方法 被引量:10

Flexible TAM-bus assignment method for solving SoC test scheduling problem
下载PDF
导出
摘要 测试调度问题已成为SoC发展的瓶颈,这一NP完全问题经常被抽象成二维装箱问题。传统方法的出发点是将一个IP核分配一组固定的连续的测试总线,并求得此时的测试时间,将其分别映射成一个待装箱的小矩形的宽和长。对这一问题进行扩展,提出一种灵活TAM总线分配的方法,解决SoC测试调度问题。该方法的主要思想是将一个IP核灵活的分配多组测试总线,把代表该IP核信息的一个矩形从宽度上分割为多个矩形。同时,利用B*-Tree结构描述"箱体布局",采用一种新的组合优化算法——交叉熵方法,对其进行求解。最后将其应用在ITC’02标准测试集上,实验表明,基于灵活TAM总线分配方法的SoC测试调度比现有的测试调度方法能更有效地降低SoC的测试时间。 Test scheduling is an important issue in system-on-a-chip(SoC),and is widely recognized as a major bottleneck in SoC design.This NP-complete problem is equivalent to a 2-D bin-packing problem.In traditional method,each IP core is represented by a rectangle whose height equals to the test access mechanism(TAM) width and width equals to the test time.In this paper,we present a flexible TAM assignment method for solving SoC test scheduling problem.The main idea of the method is that the IP core is assigned to a group of test buses and the rectangle representing the IP core is divided into several ones in width.Meanwhile,cross-entropy(CE) method based on probability density function,and B*-Tree structure based floor planning technique are used to solve the SoC test scheduling problem.The method was applied on ITC'02 benchmark test set,and experimental results show that compared with existing scheduling methods the proposed method can effectively reduce test time.
出处 《仪器仪表学报》 EI CAS CSCD 北大核心 2011年第6期1238-1244,共7页 Chinese Journal of Scientific Instrument
基金 总装重点预研基金(9140A17040409HT01)资助项目
关键词 TAM总线分配 B*-Tree结构 交叉熵方法 测试调度 TAM-bus assignment B*-Tree CE method test scheduling
  • 相关文献

参考文献17

  • 1CHAKRABARTY K. Optimal test access architectures for system-on-a-chip[ J]. ACM Trans. Design Automation of Electronic System ,2001,6 ( 1 ) :26-49.
  • 2ZHAO D, UPADHYAYA S. Dynamically partitioned test scheduling with adaptive TAM configuration for powerconstrained SoC testing[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005,24 (6) :956-965.
  • 3WEI Z, REDDY S M, POMERANZ I, et al. SoC test scheduling using simulated annealing[ C ]. Proceedings of IEEE VLSI Test Symposium. Napa Valley, California,2003 : 325-330.
  • 4杨军,罗岚.基于TCG图和模拟退火算法的SoC测试调度[J].电路与系统学报,2006,11(5):37-43. 被引量:1
  • 5GUO P N, CHENG C K, YOSHIMURA T. An O-tree representation of non-slicing floorplan and its applications [ C]. Proc. DAC, LosAngeles, 1999:268-273.
  • 6CHANGYC,CHANGYW,WU GM, et al. Wu. B^*- Trees: A new representation for non-slicing floorplans [ C ]. DAC, California, 2000:458-463.
  • 7阮孝莉,李哲英.基于任务流的混合信号SoC测试[J].电子测量与仪器学报,2010,24(11):1024-1030. 被引量:9
  • 8VIKRAM I, KRISHNENDU C, ERIK J M. Test wrapper and test access mechanism co-optimization for system-onchip [ C ]. International Test Conference. Baltimore, 2001 : 1023-1032.
  • 9HO A J, KANG S. SoC test scheduling algorithm using ACO-based rectangle packing [ C ]. International Conference on Intelligent Computing, Kunming, 2006 : 655-660.
  • 10YU Y, PENG X Y, PENG Y. A test scheduling algorithm based on two-stage GA [ J ]. Journal of Physics. Conference Series ,2006,48 ( 1 ) :658-662.

二级参考文献26

  • 1梁旭,李行善,高占宝.基于测试引擎的自动测试系统软件设计[J].电子测量与仪器学报,2006,20(5):11-16. 被引量:15
  • 2梁旭.并行测试及自动测试系统关键技术研究[D].北京:北京航空航天大学,2006.
  • 3Z.米凯利维茨.演化程序-遗传算法与数据编码的结合[M].周家驹,何险峰,译.北京:科学出版社,2000.
  • 4WANG X P,CAO L M. Genetic algorithms-theory application and software realization[M]. Xi'An.. Jiaotong University Press, 2004,6.
  • 5LI X SH,ZUO Y, SUN J. The integration technology of automatic system[J]. China Publishing House of Electronics Industry, 2004,6.
  • 6夏锐,肖明清,程进军.基于混合遗传退火算法的并行测试任务调度优化[J].系统仿真学报,2007,19(15):3564-3567. 被引量:24
  • 7Varma P, Bhatia B. A structured test re-use methodology for core-based system chips [J]. ITC. IEEE, 1998. 294-302.
  • 8Whetsel L. Addressable test ports an approach to testing embedded cores [J]. ITC. IEEE, 1999. 1055-1064
  • 9Marinissen E J, Arendsen R, Bos G, et al. A structured and scalable mechanism for test access to embedded reusable cores [J]. ITC. IEEE, 1998. 284-293.
  • 10Marinissen E J, Zorian Y, Kapur R, et al. Towards a standard for embedded core test: an example [J]. ITC. IEEE, 1999. 616-627.

共引文献31

同被引文献73

引证文献10

二级引证文献45

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部