期刊文献+

基于时间自动机的实时系统建模及验证 被引量:4

Real-time system's modeling and verification based on Time Automata
下载PDF
导出
摘要 实时系统必须在一个事先定义好的时间限制内对来自外部或内部的事件进行响应,如何有效验证实时模型的正确性和安全性是一个难点。文章通过多个时间自动机来模拟实时系统中的各个对象,并用UPPAAL对模型进行验证,减少了模型验证的状态搜索空间,为实时嵌入式系统开发和验证提供了一种可行、安全的控制机制。实验结果显示了系统的有效性。 Real-Time system is the system that must response the external or internal events in a pre-defined time.Certificating the security and reliability of the model is one of the difficult.This paper uses time-automata to simulate the objects in real-time system,and uses UPPAAL to verify the model.It can reduce the search of the state space;provide a feasible and safe control method for real-time embedded systems development and verification.Experiment shows that the method is effective.
出处 《计算机时代》 2011年第6期1-3,共3页 Computer Era
关键词 时间自动机 实时系统 UPPAAL 模型验证 Time automata Real-Time system UPPAAL Model checking
  • 相关文献

参考文献7

二级参考文献26

  • 1陆公正,戎玫,张广泉.基于稠密时间的实时系统模型检测的一个应用[J].苏州大学学报(工科版),2005,25(2):1-6. 被引量:3
  • 2刘超 张莉.可视化面向对象建模技术---标准建模语言UML教程[M].北京:北京航空航天大学出版社,2001..
  • 3[1]Alur R, Dill D L. A theory of timed automata. Theoret Comput Sci,1994,126:183~235.
  • 4[2]Alur R, Itai A, Kurshan R P, et al. Timing verification by successive approximation. Information and Computation, 1995,118:142~157.
  • 5[3]Rina S Cohen, Arie Y Gold. Theory of ω-language. Journal of Computer and System Science, 1977,15:168~184.
  • 6[4]Sistla A P, Vardi M, Wolper P. The complementation problem for Bichi automation with application to temporal logic. Theoret Comput Sci, 1987,49:217~237.
  • 7[5]Safra S. On the complexity of ω-automata. Proc 29th IEEE Symp on Foundations of Computer Science, 1988:319~327.
  • 8[6]Aggarwal S, Kurahan R P, Sharma D. A language for specification and analysis of protocols. IFIP Protocol Specification, Testing and Verification, 1983,3:181~402.
  • 9[7]Clarke E M, Emerson E A, Sistla A P. Automatic verification of finite-state concurrent systems using temporallogic specifications. ACM Trans Programing Languages Systems, 1986,8 (2):244~263.
  • 10[8]Browne M C, Clarke E M, Dill D L, et al. Automatic verification of sequential circuits using temporal logic.IEEE Trans Comput System Sci, 1986,8:117~141.

共引文献17

同被引文献17

引证文献4

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部