期刊文献+

集成PMOS管变容特性分析与仿真建模

Analysis and Simulation Modeling for Variable Capacitance Characteristic of Integrated PMOS Transistor
下载PDF
导出
摘要 为适应PMOS变容管在集成电路设计中的晶体管级仿真,在分析MOS变容管特性的基础上,通过确定关键点、以曲线拟合的方法建立与工艺参数相关的PMOS集成变容管高频特性模型。选用Charted 0.35μm这个特定的工艺库,并离散地改变电容连接的PMOS静态偏压、用HSpice仿真并对寄生电容提取后描绘出变容特性的准静态曲线;用Matlab对所建的简化高频变容模型进行仿真、得出高频变容曲线。仿真与理论结果相比较表明:PMOS管变容特性曲线与理论曲线的变化趋势吻合;2种仿真对变容显著区吻合较好。从而证明了PMOS集成变容管高频简化模型的正确性。 In order to adapt transistor-level simulation for PMOS variable capacitance transistor in the integrated circuit design,based on the analysis of the MOS variable capacitance characteristic,a high-frequency characteristic model related to process parameters of the integrated PMOS transistor was established with the methods of curve fitting and determinaton of key points.During modeling,the Charted 0.35μm process database was selected,the static bias of capacitor-connected PMOS was changed dispersively,and the quasi-static characteristics curve was described after extracting the parasitic capacitance by HSPICE simulation.A simplified high-frequency variable capacitance model was simulated with Matlab,thereby the curve of high-frequency variable capacitance curve was derived.The results show that the high-frequency characteristic curve trend of PMOS variable capacitance transistor is consistent with the theoretical curves.Furthermore,two kinds of simulation agrees with each other in the variable capacitance significant region.Thus,it is proved that the simplified high-frequency model of integrated PMOS variable capacitance is correct.
出处 《现代电子技术》 2011年第12期183-185,188,共4页 Modern Electronics Technique
基金 陕西省教育厅资助项目(08JK487)
关键词 PMOS管 准静态曲线 特性曲线 高频特性模型 变容模型 PMOS transistor quasi-static curve characteristic curve high-frequency characteristic model variable capacitance model
  • 相关文献

参考文献10

二级参考文献53

  • 1艾罗拉N.用于VLSI模拟的小尺寸MOs器件模型——理论与实践[M].北京:科学出版社,1999.129-174.
  • 2Hegazi E,Rael J,Abidi A. The designer's guide to high-purity oscillators. Kluwer Academic,2005
  • 3Hegazi E. High purity frequency synthesizer design in CMOS. PhD Dissertation, University of California, Los Angeles,2002
  • 4Hegazi E,Sjoland H,Abidi A A. A filtering technique to lower LC oscillator phase noise. IEEE J Solid-State Circuits, 2001,36 (12):1921
  • 5Levantino S, Samori C, Bonfant A, et al. Frequency dependence on bias current in 5-GHz CMOS VCOs, impact on tuning range and flicker noise upconversion. IEEE J Solid-State Circuits,2002, 37(8) :1003
  • 6van der Ziel A. Noise in solid state devices and circuits. New York : Wiley, 1986 : 162
  • 7Jerng A, Sodini C G. The impact of device type and sizing on phase noise mechanisms. Custom Integrated Circuits Conference, 2003 : 547
  • 8Lin H T, Lee C C, Chuang H R. A 2GHz CMOS complementary VCO with differentially tuned MOS varactors for ISM band wireless communication. International Symposium on Communications, 2005
  • 9Baker R J,Li H W,Boyce D E. Circuit design,layout,and simulation. IEEE Press, 1997
  • 10Allen P E. CMOS analog circuit design. 2nd ed. Oxford University Press, 2002

共引文献70

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部