期刊文献+

基于减少确定位的动态LFSR重新播种方法

LFSR Reseeding Methodology Based on Reducetion of the Special Bits
下载PDF
导出
摘要 针对SOC测试需要大量测试数据的问题,提出了一种基于减少确定位的动态LFSR重新播种的改进方法。该方法利用LFSR数据压缩方法只与测试向量中所含的确定位有关的特点,运用测试向量分组、相容压缩方法,减少测试集中包含的确定位位数,从而减少所需的总存储位数。利用这种改进的方法,不仅提高了编码效率,减少了测试向量的生成时间,还大大地减少了外部测试器的存储需要。 This paper aims to solve the problem of massive testing data in SOC,presents a new methodology of partial dynamic LFSR reseeding based on data partition.In order to reduce the storement of the test data,we made Use of the data partition and consistence between the test vectors to reduce the special bits in the test vectors.It can reduce the time used to generate the test vectors by using this method.Based on the full static LFSR method,the new form of LFSR has higher encoding efficiency,and can generate each test vector in fewer clock cycles,and hence greater reduction in test data storage requirements.
作者 吴孝银
出处 《宿州学院学报》 2011年第5期43-46,共4页 Journal of Suzhou University
基金 安徽省优秀青年人才基金项目"基于支持向量机的统计数据深层次开发研究"(2011SQRL157)
关键词 LFSR线性反馈移位寄存器 测试数据压缩 动态部分编码 数据分组 相容压缩 LFSR test data compression partial dynamic reseeding data partition consistency
  • 相关文献

参考文献6

  • 1胡瑜,韩银和,李晓维.SOC可测试性设计与测试技术[J].计算机研究与发展,2005,42(1):153-162. 被引量:42
  • 2梁华国,聚贝勒.海伦布昂特,汉斯-耶西姆.冯特利希.一种基于折叠计数器重新播种的确定自测试方案[J].计算机研究与发展,2001,38(8):931-938. 被引量:44
  • 3C V Krishna, Nur A Touba. 3-Stage variable length continuous-flow scan vector decompression scheme [J].Proceedings of VLSI Test Symposium ,2004,36 (5) : 79- 86.
  • 4S Hellebrand, J Rajski, S Tarnick, etall. Built-in Test for Circuits with scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers[J]. IEEE Trans on Comp,1995,44(2) :223-233.
  • 5C V Krishna,Abhijit Jas,Nur A Touba. Test cube encoding using partial LFSR reseeding[J]. Proceedings of International Test Conference, 2001,78 (18) : 279-290.
  • 6Koenemann B. LFSR-coded test patterns for scan designs [J].Proceedings of European Test Conference, 1991,20 (6) : 123-151.

二级参考文献68

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:27
  • 2F. Beenker, et al.Macro testing: Unifying IC and board test.IEEE Design & Test of Computers, 1986, 4(6) : 26--32.
  • 3R. Rajsuman. Design and test of large embedded memories: An overview. IEEE Design & Test of Computers, 2001, 18(3) : 17-27.
  • 4R. Nair. Comments on an optimal algorithm for testing stuck-at faults in random access memories. IEEE Trans. on Computers,1979, 28(3): 258-261.
  • 5D. S. Suk, S. M. Reddy. A march test for functional faults in semiconductor random-access memories. IEEE Trans.Computers, 1981, 30(12): 982 -985.
  • 6M. Marinescu. Simple and efficient agorithms for functional RAM testing. In: Proc. of Int'l Test Conf.Philadelphia: IEEE Press, 1982. 236-239.
  • 7L. Chen, S. Dey. Software-based self-testing methodology for processor cores. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2001, 20(3): 369--380.
  • 8E. Marinissen, R. Arendsen, G. Bos, et al. A Structured and scalable mechanism for test access to embedded reusable cores. In:Proc. of Int'l Test Conf.. Washington: IEEE Press, 1998. 284-293.
  • 9P. Varma, S. Bhatia. A Structured test re-use methodology for core-based system chips. In: Proc. of Int'l Test Conf.Washington: IEEE Press, 1998. 294- 302.
  • 10The National Technology Roadmap for Semiconductors(ITRS),1997 Edition, Semiconductor Industry Association, 1997.http://public.itrs.net.

共引文献84

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部