期刊文献+

嵌入式微处理器分支预测的设计与实现 被引量:2

Design and realization of branch prediction for embedded microprocessor
下载PDF
导出
摘要 针对五级流水线嵌入式微处理器的特定应用环境,对分支预测技术进行了深入研究,提出了一种新的分支预测方案。该方案兼容带缓存设计,通过扩展指令总线,在取指段提前对分支指令跳转方向和目标地址进行预测,保存可能执行而未执行的指令和地址指针以备分支预测失效时得以恢复,减少了预测失效的代价,同时保证了指令流的正确执行。研究表明,该方案硬件开销小,预测效率高,预测失效代价低。 Concerning the specific application environment of embedded microprocessor,the branch prediction technology was researched in this paper,and a new scheme of branch prediction was proposed.Compatible with cache design,jump direction and destination address of branch prediction happened on extended instruction bus.The unexecuted instruction and address pointer were saved for possible recovery after misprediction,which reduced misprediction penalty,simultaneously guaranteed the instruction flow to execute correctly.The study shows this scheme is of little hardware spending,high prediction efficiency and low misprediction penalty.
出处 《计算机应用》 CSCD 北大核心 2011年第7期2004-2007,共4页 journal of Computer Applications
基金 国家自然科学基金资助项目(61072047) 郑州市创新型科技人才队伍建设工程项目(096SYJH21099) 现代通信国家重点实验室基金资助项目(9140C1106021006)
关键词 嵌入式微处理器 流水线 ARM指令集 分支预测 失效代价 embedded microprocessor pipeline ARM instruction set branch prediction misprediction penalty
  • 相关文献

参考文献11

二级参考文献34

  • 1黄海林,范东睿,许彤,唐志敏.嵌入式处理器中访存部件的低功耗设计研究[J].计算机学报,2006,29(5):815-821. 被引量:11
  • 2武萌,沈海斌.一种gshare分支预测器的低功耗设计方法[J].微电子学与计算机,2007,24(3):200-202. 被引量:7
  • 3陈跃跃 周兴铭.单分支预测技术[J].计算机工程与科学,2000,22(1):120-126.
  • 4Hennessy J L, Patterson D A. Computer architecture: A Quantitative Approach[M]. 2nd ed. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 1996.
  • 5Yeh T Y, Patt Y N. Two-level Adaptive Training Branch Prediction[C]//Proc. of the 24th Annual Int. Symp. on Microarchitecture. Albuquerque, USA: [s. n.], 1991: 51-61.
  • 6Yeh T Y, Patt Y N. Alternative Implementations of Two-level Adaptive Branch Prediction[C]//Proc. of the 19th Int. Symp on Computer Architecture. Queensland, Australia: [s. n.], 1992: 124- 134.
  • 7McFaring S M. Combining Branch Predictors[R]. Digital Western Research Laboratory, Tech.Rep.:TN-36, 1993.
  • 8Jimenez A D, Improved Latency and Accuracy for Neural branch prediction[J]. ACM Transaction on Computer System, 2005, 23(2): 197-218.
  • 9Evers M,Yeh T Y.Understanding branches and designing branch predictors for high-performance microprocessors[J].Proceedings of the IEEE,2001,89(11):1610-1620.
  • 10Perleberg C H,Smith A J.Branch target buffer design and optimization[J].IEEE Transactions on Computers,1993,42(4):396-412.

共引文献13

同被引文献8

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部