期刊文献+

一种基于FPGA的真随机数发生器设计与实现 被引量:3

Design and implementation a FPGA-based true random number generator
下载PDF
导出
摘要 设计并实现了一种基于FPGA的真随机数发生器,利用一对振荡环路之间的相位漂移和抖动以及亚稳态作为随机源,使用线性反馈移位寄存器的输出与原始序列运算作为后续处理。在Xilinx Virtex-5平台的测试实验中,探讨了振荡器数量以及采样频率等参数对随机序列的统计特性的影响。测试结果表明本设计产生的随机序列能够通过DIEHARD测试,性能满足要求。由于仅使用了普通逻辑单元,使得本设计能够迅速移植到ASIC设计,大大缩短了开发周期。 A FPGA-based true random number generator(TRNG) is presented in this paper.The design utilizes a pair of oscillators that are permitted to free-run.At some point,the free-running oscillators are coerced to match states via a bi-stable device.Metastability and oscillator drift and jitter are two possible causes of randomness,and a linear feedback shift register(LFSR) is used to as post-processing.In the tests on Xilinx Virtex-5 physical platform,the effects of the design parameters,such as the number of oscillators and sampling frequency,are discussed.The result of DIEHARD suite tests for randomness indicates that the performance of the random sequence of the TRNG meets the requirement.Since the TRNG only uses common logic unites,it can be quickly transplanted to the ASIC design and shorten the development cycle.
作者 张聪 于忠臣
出处 《电子设计工程》 2011年第10期176-179,共4页 Electronic Design Engineering
关键词 真随机数发生器 振荡环 相位漂移与抖动 亚稳态 FPGA true random number generator oscillation ring phase drift and jitter metastability FPGA
  • 相关文献

参考文献9

  • 1Sunar B,Martin W J,Stinson D R.A provably secure true random number generator with build-in tolerance to active attacks[JJ.IEEE Transactions on Computer,2007,56(1):234-236.
  • 2吴燕雯,戎蒙恬,诸悦,朱甫臣.一种基于噪声的真随机数发生器的ASIC设计与实现[J].微电子学,2005,35(2):213-216. 被引量:10
  • 3张润捷.一种基于FPGA实现的真随机数发生器[J].中国集成电路,2008,17(11):52-55. 被引量:5
  • 4EWister N H,Harris D.CMOS大规模集成电路设计[M].北京:机械工业出版社,2005.
  • 5Kaeslin H.Digital integrated circuit design[M].Cambridge:Cambridge University Press,2008.
  • 6Proakis J G, Salehi M. Digital communications[M]. 北京:电子工业出版社.2006.
  • 7Marsaglia G.DIEHARD:A Battery of Tests of Randomness[EB/OL].(1996).http://stat.fsu.edu/~geo.
  • 8Epstein M,Hare L,Krasinski R,et al.Design and implementation of a true random number generator based on digital circuit artifacts[EB/OL].(2003)[2011-02-01].http:// citeseerx.ist.psu.edu/viewdoc.
  • 9霍文捷,刘政林,陈毅成,邹雪城.一种基于FPGA的真随机数生成器的设计[J].华中科技大学学报(自然科学版),2009,37(1):73-76. 被引量:14

二级参考文献18

  • 1Markus D, Jovan D G. High-speed true random number generation with logic gates only[C]//Cryptographic Hardware and Embedded Systems. Berlin: Springer-Verlag, 2007: 45-62.
  • 2Tsoi K H, Leung K H, Leong P H W. Compact FPGA based true and pseudo random number generators [C]//11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. Napa: IEEE, 2003:51-61.
  • 3Jan M R,Anantha C,Borivoje N.数字集成电路-电路、系统与设计[M].2版.周润德,译.北京:电子工业出版社,2004.
  • 4Berk S, William J M, Douglas R S. A provably secure true random number generator with built-in tolerance to active attacks[J]. IEEE Transactions on Computers, 2007, 56(1): 109-119.
  • 5Stallings W.密码编码学与网络安全[M].孟庆树,傅建明,译.北京:电子工业出版社,2006.
  • 6Craig S, Petrie J, Alvin C. A noise-based IC random number generator for applications in cryptography [J]. IEEE Transaction on Circuits and Systems, 2000, 47(5): 234-236.
  • 7Viktor Fischer, Milos Drutarovsky. True random number generator embedded in reeonfigurable hardware[C]//Cryptographic Hardware and Embedded Systems. Berlin: Springer-Verlag, 2003 : 415-430.
  • 8Petrie C S, Connelly J A. Modeling and simulation of oscillator-based random number generator[C]//IEEE International Symposium on Circuits and Systems. Atlanta: IEEE, 1996: 324-327.
  • 9Kwok S H M, Lain E Y. FPGA-based high-speed true random number generator for cryptographic applications[C]// 2006 IEEE Region 10 Conference. Hong Kong: IEEE, 2006: 1-4.
  • 10[3]Dries Sehellekens,Bart Preneel,and Ingrid Verbauwhede.FPGA vender agnostic true random number generator[J].2006 IEEE.

共引文献24

同被引文献5

  • 1Kleeman L, Cantoni A. Metastable behavior in digital systems [ J ]. De- sign and Test of Computers,IEEE,1987,4(6) :4- 19.
  • 2Sugahara T T,lnoue T. Statistical Properties of Modulo-2 Added Binary Sequences [ J ]. IEICE Trans ,2004, E87-A (9) :2267 - 2273.
  • 3NIST. Statistical test suite [ EB/OL ]. ( 2012 - 06 - 18 ). http ://csrc. nist. gov/groups/ST/toolkit/rng/documentation software, html.
  • 4Rukhin A, et al. A statistical test suite for random and pseudorandom number generators for cryptographic applications [ R]. U. S. Department of Commerce : NIST Special Publication 800 - 22 Revision 1 a,2010.
  • 5霍文捷,刘政林,陈毅成,邹雪城.一种基于FPGA的真随机数生成器的设计[J].华中科技大学学报(自然科学版),2009,37(1):73-76. 被引量:14

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部