期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

VLIW体系结构微处理器设计考虑 被引量：5

VLIW Architecture Microprocessor Design
下载PDF
导出
摘要 本文分析VLIW体系结构微处理器的特点和问题，介绍VLIW微处理器体系结构及其相关研究的动态，并提出设计VLIW体系结构微处理器的技术路线，建议将VLIW体系结构作为我国CPU芯片设计采用的体系结构。 Firstly the characteristic and the problemof VLIW architecture microprocessor is analyzed inthis paper. Then the main research works on VLIWarchitecture microprocessor are listed. Finally weintruduce the flow of designing VLIW architecturemicroprocessor and present the suggestion of usingVLIW architecture to design Chinese CPU.
作者 王沁
机构地区 北京科技大学计算机系
出处 《微计算机信息》 1999年第5期6-7,共2页 Control & Automation
关键词 微处理器 VLIW CPU 体系结构 设计 microprocessor, VLIW, design flow
分类号 TP332.03 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献2

二级参考文献1

  • 1B. Ramakrishna Rau,Joseph A. Fisher. Instruction-level parallel processing: History, overview, and perspective[J] 1993,The Journal of Supercomputing(1-2):9～50

共引文献7

同被引文献18

  • 1MCDONOUGH J,CHANG-C,KANTAK P,et al.A sin glechip QCELP vocoder for CDMA digital cellular[C]//Proceedings of IEEE Custom Integrated Circuits Conference.New York:IEEE Press,1994:211-214.
  • 2BYUN K J,HAHN M,KIM K S.Implementation of 13kbps QCELP vocoder ASIC[C]//Proceedings of APASIC' 99:The First IEEE Asia-Pacific Conference on ASICs.[S.l.]:IEEE Press,1999:258-261.
  • 3McDonough J , Chang C , Kantak P, et al. A single chip QCELP vocoder for CDMA digital cellular[A]. Proceedings of IEEE Custom Integrated Circuits Conference[C]. New York,NY: IEEE, 1994;211-214
  • 4Byun K J, Hahn M, Kim K S. Implementation of 13 kbps QCELP vocoder ASIC[A]. Proceedings of AP-ASIC'99: The First IEEE Asia-Pacific Conference on ASICs[C]. Piscataway, NJ: IEEE, 1999;258-261
  • 5Mcdonough J,Chang C,Kantak P,et al.A single chip QCELP vocoder for CDMA digital cellular[C]//Proceedings of IEEE Custom Integrated Circuits Conference.New York:IEEE,1994:211-214.
  • 6Byun K J,Hahn M,Kim K S.Implementation of 13 kb/s QCELP vocoder ASIC[C]// Proceedings of AP-ASIC'99:The First IEEE Asia-Pacific Conference on ASICs.Piscataway,NJ:IEEE,1999:258-261.
  • 7Katsoulakis K,Arslan T,Kirkham T,et al.A low-power reconfigurable datapath for advanced speech coding algorithms[C]// Proceedings of 19th IEEE International Parallel and Distributed Processing Symposium.Piscataway,NJ:IEEE Computer Society,2005:147b.
  • 8Oruklu E,Cardoso G,Saniie J.Reconfigurable architecture for ultrasonic signal compression[C]// ICASSP'2005.Piscataway,NJ:IEEE,2005,5:129-132.
  • 9Denk T C,Nicol C J,Larsson P,et al.Reconfigurable hardware for efficient implementation of programmable FIR filters[C]// Proceedings of the 1998 IEEE International Conference on Acoustics,Speech and Signal Processing,ICASSP'98.Piscataway,NJ:IEEE,1998:3005-3008.
  • 10Katsoulakis K,Arslan T,Kirkham T,et al.A Low-power Reconfigurable Datapath for Advanced Speech Coding Algorithms[C]//Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium.2005.

引证文献5

二级引证文献3

微计算机信息
1999年 第5期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部