期刊文献+

三值钟控传输门绝热逻辑电路研究 被引量:3

Study on ternary clocked transmission gate adiabatic logic circuit
下载PDF
导出
摘要 通过分析开关—信号理论和绝热电路工作原理及结构,提出三值钟控传输门绝热逻辑(Ternary Clocked Transmission Gate Adiabatic Logic,TCTGAL)电路设计方案。该方案利用NMOS管自举效应和CMOS-latch结构对输出负载进行充放电,并通过NMOS管栅漏并接对输出降压限幅;然后依据开关—信号理论推导出三值绝热文字运算电路的开关级结构式,并在此基础上实现T运算电路。最后,PSPICE模拟验证所设计的电路具有正确的逻辑功能和显著的低功耗特性。 By analyzing the switch-signal theory,the working principle and structure of Clocked Transmission Gate Adiabatic Logic(CTGAL) circuit is presented and a design scheme of Ternary Clocked Transmission Gate Adiabatic Logic(TCTGAL) circuit is proposed in this paper.The scheme makes output loads be charged or discharged in adiabatic manner by bootstrapped NMOS and CMOS-latch structure,and the output voltage amplitude will be limited by joining-up grid and drain in parallel of NMOS;then according to switch-signal theory the switching-level structure of ternary adiabatic literal circuits is derived and the T-operation is come true by using this design scheme.PSPICE simulation results verify the valid functionality and the remarkable low-power of the designed circuits.
作者 高虹 汪鹏君
出处 《电路与系统学报》 CSCD 北大核心 2011年第3期92-97,103,共7页 Journal of Circuits and Systems
基金 国家自然科学基金资助项目(60776022 61076032 60971061) 浙江省自然科学基金重点资助项目(Z1111219) 浙江省大学生科研创新团队资助项目
关键词 开关—信号理论 TCTGAL电路 T运算 低功耗 switch-signal theory TCTGAL circuit T-operation low power
  • 相关文献

参考文献9

二级参考文献65

共引文献27

同被引文献27

  • 1章专,连明超.MCML/TG混合结构与三值T门和三值D-latch电路设计[J].浙江大学学报(理学版),2012,39(5):531-534. 被引量:2
  • 2沈继忠,邵志龙,蒋征科.基于并联开关的低电压低功耗电流型CMOS电路设计[J].电子与信息学报,2004,26(8):1325-1331. 被引量:4
  • 3杭国强.基于开关信号理论的电流型CMOS多值施密特电路设计[J].电子学报,2006,34(5):924-927. 被引量:4
  • 4RABAEY J M,CHANDRAKASAN A, EDITION B.数字集成电路--电路、系统与设计[M].北京:电子工业出版社,2004:196-224,247-252,484-493.
  • 5姜恩华,姜文彬.三值逻辑函数RDSOP形式的代数理论和T门实现[J].计算机学报,2007,30(7):1132-1137. 被引量:7
  • 6Aan-Tuan D, Kong Z H, Yeo K S, et al.. Design and sensitivity analysis of a new current-mode sense amplifier forlow-power SRAM[J]. IEEE Transactions on Very Large Scale Integration ( VLSI) Systems, 2011, 19(2): 196-204.
  • 7Trescases O, Prodic A, and Wal Tung-ng. Digitally controlled current-mode DC-DC converter IC[J]. IEEE Transactions on Circuits and Systems, 2011, 58(1): 219-231.
  • 8Yuan F. Low-voltage CMOS current-mode circuits: topology and characteristics[J]. IEE Proceedings-Circuits Devices and Systems, 2006, 153(3): 219-230.
  • 9Bhatia V, Pandey N, and Bhattacharyya A. A 4-bit expandable algorithmic current-mode analog to digital converter for use in digital control systems[C]. India International Conference on Power Electronics (IICPE), New Delhi: IICPE. 2010: 1-4.
  • 10E1-Hariry Yassmeen M~ and Madian A H. MOS Current mode logic realization of digital arithmetic circuits[C]. 2010 International Conference on Microelectronics (ICM 2010), Cario: ICM, 2010: 128-131.

引证文献3

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部