期刊文献+

可重构媒体处理器任务编译器的前端设计 被引量:2

Front-End Design of Task Compiler for Reconfigurable Multimedia Processor
原文传递
导出
摘要 为了解决算法程序自动映射到可重构媒体处理器的问题,有效提高程序并行执行的效率,提出一种具有自动并行化的任务编译前端.该任务编译前端通过展开核心循环可提高并行执行度,在数据依赖分析确保运算正确执行的基础上,对循环体内的数组访问进行标量替换,以优化数据传输开销.实验结果表明,该任务编译前端能有效提高代码并行性和优化数据传输能力,与Garp C编译器的编译前端相比,该任务编译前端设计的性能可提升约2~4倍. In order to automatically map algorithms onto reconfigurable multimedia processor and improve the parallel efficiency of algorithms, a task compiler front-end is designed. The kernel loop unrolling is introduced to improve the degree of parallelism; and the scalar replacement technique based on data dependence analysis is used to optimize the cost of data transmission. Experiments show that the task compiler front-end improves the degree of parallelism effectively, its performance can be, compared with the front-end of Garp C compiler, sharply increased up to 2 -4 times in the whole system.
出处 《北京邮电大学学报》 EI CAS CSCD 北大核心 2011年第3期108-112,126,共6页 Journal of Beijing University of Posts and Telecommunications
基金 国家高技术研究发展计划项目(2009AA011702) 国家自然科学基金项目(60803018)
关键词 可重构计算 任务编译器 循环展开 标量替换 reconfigurable computing task compiler loop unrolling scalar replacement
  • 相关文献

参考文献7

  • 1于苏东,刘雷波,魏少军.基于循环映射的可重构处理器设计[J].北京邮电大学学报,2009,32(4):10-14. 被引量:6
  • 2Yin Chongyong,Yin Shouyi,Liu Leibo,et al.Compilerframework for reconfigurable computing architecture[].IEICE Transactions on Electronics.2009
  • 3Zhu Min,Liu Leibo,Yin Shouyi,et al.A reconfigurablemulti-processor SoC for media application[].ISCAS.2010
  • 4Li Y B,Callahan T,Darnell E,et al.Hardware-software co-design of embedded reconfigurablearchitectures[].Proceedings of the th Conferenceon Design Automation.2000
  • 5Timothy J. Callahan,John R. Hauser,John Wawrzynek.The Garp architecture and C compiler[].IEEE Computer.2000
  • 6Compton K,Hauck S.Reconfigurable Computing: A Survey of Systems and Software[].ACM Computing Surveys.2002
  • 7Reiner Hartenstein.A Decade of Reconfigurable Computing: a Visionary Retrospective[].Proceedings of the Design Automation and Test in Europe Conference and Exhibition (DATE’).2001

二级参考文献9

  • 1胡嘉凯,梁立伟,蒋建国,齐美彬.基于TMS320C64x DSP的H.264整数变换快速实现方法[J].电视技术,2005,29(4):17-19. 被引量:5
  • 2Hartenstein R. A decade of reconfigurable computing: a visionary retrospective [ C]// 2001 Design, Automation and Test in Europe Conference and Exposition (DATE 2001). Munich: IEEE Press Piscataway, 2001: 642- 649.
  • 3Singh H. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications[J]. IEEE Trans Computers, 2000, 49(5): 465- 481.
  • 4Berekovic M. Mapping of video compression algorithms on the ADRES coarse-grain reconfigurahle array[C]// MSP7 Workshop on Multimedia and Stream Processors. Barcelona: [S.l. ], 2005: 47-52.
  • 5XPP-III processor overview white paper[EB/OL]. 2007- 09-03. http://www, pactxpp, com.
  • 6Li Y, Callahan T, Darnell E, et al. Hardware-software co-design of embedded reconfigurable architectures[C]// Proceedings, 37th Design Automation Conference (DAC 2000). Los Angeles: [S.I. ], 2000: 507-512.
  • 7Lee J, Choi K, Dutt N. Compilation approach for coarsegrained reeonfigurable architectures [J ]. IEEE D&T, 2003 .. 26-33.
  • 8Goldstein S C. PipeRench: a reconfigurable architecture and compiler[J]. Computer, 2000, 33(4): 70-77.
  • 9Texas Instruments Inc. TMS320C6000 Assembly Benchmarks at Texas Instruments: C64X DSP Benchmarks [EB/OL]. 2003-05-03. httpz//www, ti. com,.

共引文献5

同被引文献1

引证文献2

二级引证文献26

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部