期刊文献+

复合多晶硅栅LDD MOSFET制造工艺研究

Investigation into Double Doping Polysilicon-Gate LDD MOSFET Process
下载PDF
导出
摘要 通过工艺模拟软件TSUPREM,设计了一种复合多晶硅栅(DDPG-MOS FET)的制造工艺,并使用MEDICI软件对采用该工艺的器件的频率特性和瞬态特性进行分析。结果表明,DDPG-MOS制造工艺简单、完全与CMOS工艺兼容,其结构明显改善了传统MOSFET的多项性能,在射频领域具有很好的应用前景。 Manufacturing process for DDPG-MOS device was designed using process simulation software TSUPREM.Frequency and transient characteristics of the device fabricated with the process were analyzed using MEDICI.Results showed that the proposed DDPG-MOS process was simple and completely compatible with CMOS process,and some of the performances of the device with the new structure were significantly improved,compared to traditional MOSFET.The device can find applications in RF field.
出处 《微电子学》 CAS CSCD 北大核心 2011年第3期442-446,共5页 Microelectronics
基金 国家自然科学基金资助项目(60876062) 安徽省自然科学基金资助项目(090412035) 国家青年科学基金资助项目(61006064)
关键词 复合多晶硅栅 MOSFET 工艺模拟 DDPG MOSFET Process simulation
  • 相关文献

参考文献18

  • 1齐锐,代月花,陈军宁,李俊生.双掺杂多晶Si栅MOSFET的截止频率研究[J].半导体技术,2010,35(6):534-537. 被引量:1
  • 2胡媛,代月花,陈军宁,柯导明,刘琦.异质双栅结构LDMOS的物理建模和仿真[J].中国科学技术大学学报,2007,37(11):1406-1411. 被引量:1
  • 3代月花,高珊,柯导明,陈军宁.基于二维电势分布的一种新型复合多晶硅栅LDMOS阈值电压模型[J].电子学报,2007,35(5):844-848. 被引量:3
  • 4DAI Y H,HU Y,LIU Q,et al.Physics-basedmodeling and simulation of dual material gate(DMG)LDMOS. IEEE Asia Pacific Conf Circ and Syst . 2006
  • 5LONG W,CHIN K K.Dual material gate field effecttransistor(DMGFET). IEEE IEDM . 1997
  • 6VINET M,POIROUX T,WIDIEZ J,et al.Bondedplanar double metal gate nMOS transistors down to10 nm. IEEE Electron Device Letters .
  • 7FORTUNATO G T,VALLETTA A,GAUCCI P,et al.Short channel effects in polysilicon thin filmtransistors. Thin Solid films . 2005
  • 8Jung I,,Yu S,Lee M L.et al.Mobility enhancement in dual-channel pMOSFETs. IEEE Transactions on Electron Devices . 2004
  • 9LI J S,DAI Y H,CHEN J N.Capacitance Performance of Single Material Double Workfunction Gate (SMDWG) MOSFET. IEEE Transactions on Education . 2009
  • 10Yuanzheng Zhu,Yung C Liang,Shuming Xu,Pang-Dow Foo,ohnny K.O.Sin.Folded Gate LDMOS Transistor With Low On- Resistance and High Transconductance. IEEE Transactions on Electron Devices . 2001

二级参考文献26

  • 1GARY S M, SIMON M S. Fundamentals of semiconductor fabrication [ M ]. NewYork : Wiley Publishing, INC, 2003 : 261.
  • 2JUIN J L, FRANK S. RF MOSFET: recent advances, current status and future trends [J]. Solid-State Electronics, 2003,47 (11) : 1881-1895.
  • 3RIEH J S, JAGANNATHAN B, CHEN H J, et al. Performance and design considerations for high speed SiGe HBTs of ft/fmax = 375 GHz/210 GHz [C] //Proc of the Int Conf on Indium Phosphide and Related Materials. Santa Barbara, CA, USA, 2003,374-377.
  • 4ZOLPER J C. Wide band-gap semiconductor microwave technologies: from promise to practice [C] //Proc of IEDM, Technical Digest. Washington, DC, USA, 1999 : 389-392.
  • 5HIROSE T, MOMIYAMA Y, KOSUGI M, et al. A 185 GHz fmax SOI DTMOS with a new metallic overlay-gate for low-power RF applications [C] // Proc of IEDM, Tech Dig. Heidelberg, Germany, 2001,33.5.1-33.5.3.
  • 6MELLIER M, BERGER T, DURU R, et al. Full copper electrochemical mechanical planarization ( Ecmp ) as a technology enabler for the 45 and 32 nm nodes [C]/fProc of IITC. Burlingame, CA, USA, 2007 : 70-72.
  • 7de SOUZA, GAO M M, NARA YANAN G S, et al. Progress in Si RF power MOS technologies current and future trends [ C ]// Proc of the 4^th IEEE International Caracas Conference. Aruba, Netherlands, 2002 : D047-1-D047-7.
  • 8LI J S, DAI Y H, CHEN J N. Capacitance Performance of Single Material Double Workfunction Gate(SMDWG)MOSFET [C]// Proc of the IEEE Trans ED. Beijing, China, 2004, 51 (4) :569-574.
  • 9A Kumar,E Kalra,S Haldar,R S Gupta.A new analytical model to determine the drain-source series resistance of FOLD MOSFETs[J].Semicond Sci Techmol,1999,4(6):489-495.
  • 10M Shur.Split-gate field-effect transistor[J].Appl Phys Lett,1999,54(4):162-164.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部