期刊文献+

基于93000 ATE的高速高分辨率ADC动态参数测试 被引量:2

Measurement of Dynamic Parameters of High-Speed and High-Resolution A/D Converter Based on 93000 ATE
下载PDF
导出
摘要 基于Verigy 93000 ATE,采用外挂高性能晶振和射频信号源的测试方案,实现了11位分辨率AD80141最高400 MHz输入信号的测试。结果表明,输入信号为140 MHz以下时,SNR测试值与目标值相差不到1 dB;输入信号为300 MHz、400 MHz时,SNR测试值分别达到59.46dB和57.03 dB。 Based on Verigy 93000 ATE,an 11-bit A/D converter,AD80141,with an input signal up to 400 MHz was measured using external high performance crystal oscillator and RF generator.Test results showed that,for input signal frequency below 140 MHz,the measured SNR value was only less than 1 dB from target value,and for input frequencies up to 300 MHz and 400 MHz,the measured SNR were 59.46 dB and 57.03 dB,respectively.
出处 《微电子学》 CAS CSCD 北大核心 2011年第3期474-478,共5页 Microelectronics
关键词 自动测试设备 A/D转换器 动态参数测试 ATE A/D converter Dynamic parameter test
  • 相关文献

参考文献6

  • 1BRANNON B,REEDER R.Understanding highspeed ADC testing and evaluation,AN-835. http://www.analog.com/static/imported-files/application_notes/57 . 2006
  • 2ADI.AD80141 datasheet[]..2006
  • 3Verigy Semiconductor Technology Co Ltd.OnlineDocument 6.1.1 of Verigy 93000. http://www.verigy.com/ate/pro . 2008
  • 4SIMOES J B,LOUREIRO C F M,LANDECK J,etal.Determining the effective number of bits of highresolution digitizers[].IEEE Transactions on Nuclear Science.1997
  • 5Walden Robert H.Analog-to-digital converter survey and analysis[].IEEE Journal on Selected Areas in Communications.1999
  • 6Harris F J.On the use of windows for harmonic analysis with the discrete Fourier transform[].Proceedings of Tricomm.1978

同被引文献23

  • 1熊志辉,李思昆,陈吉华,王海力,边计年.一种基于层次平台的SoC系统设计方法[J].电子学报,2004,32(11):1815-1819. 被引量:9
  • 2胡瑜,韩银和,李晓维.SOC可测试性设计与测试技术[J].计算机研究与发展,2005,42(1):153-162. 被引量:42
  • 3S Sarkar, S Chandar G,S Shinde. Effective IP reuse for high quality SOC design [ A ]. Proceedings of IEEE International SOC Conference[ C]. Washington DC: IEEE Computer Soci- ety,2005.217 - 224.
  • 4P R Femando, S Katkoori, D Keymeulen, R Zebulum,A Sto- ica. Customizable FPGA IP core implementation of a gener-al-purpose genetic algorithm engine [ J]. IEEE Transactions on Evolutionary Computation,2010,14(1) : 133 - 149.
  • 5A Deshpande. Verification of IP-Core based SoC' s[ A]. Pro- ceedings of International Symposium on Quality Electronic Design[ C]. Washington DC: IEEE Computer Society, 2008. 433 - 436.
  • 6M Nahvi, A Ivanov. Indirect test architecture for SoCtesting [J]. IEEE Transactions on Computer-Aided Design of Inte- grated Circuits and Systems,2004,23(7) : 1128 - 1142.
  • 7K George,C-I H Chen. Logic built-in self-test for core-based designs on system-on-a-chip[J].IEEE Transactions on In- saxtrnentation and Measttrement,2009,58(5) :1495 - 1504.
  • 8高雅,刘亚洲.基于V93000的高速模数转换芯片静态性能测试与分析[A].第一届中国微电子计量与测试技术研讨会[C].湖北武汉,2008.22-26.
  • 9M F Snoeij, et al. Multiple-ramp column-parallel ADC ar- chitectures for CMOS image sensors [ J ]. IEEE Journal of Solid-state Circuits, 2007,42(12) :2968 - 2977.
  • 10J Yuan, et al. A 12bit 20 MS/s 56.3 mW pipelined ADC with interpolation-based nonlinear calibration [ J ]. IEEE Transactions on Circuits and Systems-I,2012,59(3):555- 565.

引证文献2

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部