期刊文献+

应用于高速串行收发器的CDR电路的设计 被引量:3

The Design of CDR Circuit Used in High Speed Serdes
下载PDF
导出
摘要 时钟数据恢复(CDR)电路是高速数据传输系统的重要组成部分。文章介绍了一种半数字二阶时钟数据恢复电路的基本结构、工作原理和设计方法,并进行了仿真和验证,结果表明,电路能够满足系统设计要求。 Clock Date Recovery(CDR) circuit is an important part of high speed data transmission system.In this paper,the basic structure and working principle of a semi-digital dual loop CDR circuit is introduced.Besides,the method of design is put forward.At last,the simulation is done and the simulation results show that this circuit meets the requirement of the system.
出处 《中国集成电路》 2011年第6期38-41,共4页 China lntegrated Circuit
关键词 时钟数据恢复 鉴相器 高速串行收发器 Clock Date Recovery phase detector high speed serdes
  • 相关文献

参考文献5

  • 1李学初,高清运,陈浩琼,秦世才.CMOS集成时钟恢复电路设计[J].电子与信息学报,2007,29(6):1496-1499. 被引量:7
  • 2王勇.高速时钟数据恢复系统的研究[M].,2009.38-45.
  • 3尹晶,曾烈光.一种快速同步的时钟数据恢复电路的设计实现[J].光通信技术,2007,31(1):52-54. 被引量:14
  • 4Larsson P. A 2216002MHz CMOS clock recovery PLL with low 2Vdd capability [J ]. IEEE Journal on Solid state Circuits, 1999, 34 ( 12 ) : 1 95121 960.
  • 5Johns DA , Essig D. Integrated circuits for data transmission over twisted pair channels [ J ]. IEEE Journal on Solid state Circuits, 1997, 32 ( 3 ) : 7802787.

二级参考文献10

  • 1LEE I,YOO C,KIM W,et al. A 622Mb/s CMOS clock recovery PLL with time-interleaved phase detector array. Proceedings of the International Solid.State Circuits Conference, 1996[C],
  • 2YANG C K,FARJAD-RAD R, HOROWITZ M A. A CMOS 4.0Gbit/s serial link transceiver with data recovery using oversampling[J]. Solid-State Circuits. IEEE Journal, 1998, 33(5):713-722.
  • 3YIN J, ZENG L G. A statistical jitter tolerance estimation applied for clock and data recovery using oversampling IEEE TENCON,2006[C].
  • 4Digital line systems based on the SDH for use on optical fiber cables. ITU-T Rec. G.958,1994[S].
  • 5Xilinx incorporation. Constraints guides, www.xilinx.com,2005.
  • 6Lee T H and Bulzacchelli J F.A 155MHz clock recovery delay-and phase-locked loop.IEEE Journal on Solid-State Circuits,1992,27(12):780-787.
  • 7Hogge C R.A self correcting clock recovery circuit.IEEE Journal of Lightwave Technology,1985,LT-3(6):1312-1314.
  • 8Rategh H R,Samavati H,and Lee T H.A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver.IEEE Journal on Solid-State Circuits,2000,35(5):780-787.
  • 9Razavi B.Design of analog CMOS integrated circuits.USA:McGraw-Hill,2000:562-567.
  • 10王彦,叶凡,李联,郑增钰.一个面积和功耗优化且适用于10/100 Base-T以太网的CMOS时钟恢复电路[J].Journal of Semiconductors,2003,24(6):643-648. 被引量:4

共引文献19

同被引文献9

引证文献3

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部