期刊文献+

共漏极双功率MOSFET封装研究 被引量:1

Study on Packaging Technology of Common Drain Dural Power MOSFET
下载PDF
导出
摘要 针对适用于锂电池保护电路特点要求的共漏极功率MOSFET的封装结构进行了研发和展望。从传统的TSSOP-8发展到替代改进型SOT-26,一直到芯片级尺寸的微型封装外形,其封装效率越来越高,接近100%。同时,在微互连和封装结构的改进方面,逐渐向短引线或焊球无引线、平坦式引脚、超薄型封装和漏极焊盘散热片暴露的方向发展,增强了封装的电性能和热性能。 Packaging technology of common drain dural power MOSFET applied in Li-battery protecting circuit was studied.From traditional TSSOP-8 package,modified SOT-26 package,to chip-scale package,packaging efficiency is raised and even close to 100%.Meanwhile,electrical and thermal performance of the package have been obviously improved with the development of new packaging structure design,shortened bonding wire or flip-chip ball bonding,flat leads,ultra-thin package and exposed drain thermal pad.
作者 毕向东
出处 《电子与封装》 2011年第6期8-10,22,共4页 Electronics & Packaging
关键词 共漏极双功率MOSFET 导通电阻 封装效率 微互连 封装散热结构 common drain dural power MOSFET RDS(ON) packaging efficiency micro interconnection packaging
  • 相关文献

参考文献2

  • 1LI Zhibo, CHU Huabin, CHEN Supeng, et al. Thermal stress analysis and optimization for a power controller SiP module [C]. The 11 th International conference on electronic packaging technology & high density packaging. Xi'an, China, 2010.
  • 2褚华斌.表面贴装功率MOSFET封装技术研究进展.半导体技术,2010,35(1):65-67.

共引文献1

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部