期刊文献+

多核处理器核间高速通讯架构的研究 被引量:5

Research of High Speed Communication Architecture about Inter-core of Multi-core Processors
下载PDF
导出
摘要 多核处理器使得并行系统的结构日益复杂,已经成为处理器的主流,并发展成为各种通信与媒体应用的主流处理平台。通讯结构是多核系统中的核心技术之一,核间通信的效率是影响多核处理器性能的重要指标。目前有三种主要的通讯架构:总线系统结构、交叉开关网络和片上网络。总线结构设计相对方便、硬件消耗较少、成本较低,交叉开关是适用于构建大容量系统的交换网络结构,而片上网络是更高层次、更大规模的片上网络系统,目前可以彻底解决多核体系结构问题,是多核系统最有前途的解决方案之一。论文较为详细地分析了这三种结构的基本原理、系统结构和功能,提供了部分单元的设计实现。 In recent years,multi-core architectures have been the mainstream design of the processors as well as the mainstream processing platform of various communication and multimedia applications,and make the architecture of parallel system more and more complex.Communication structure becomes one of the core technology of multi-core processors,the efficiency of communication between the inter-core is the key indicators of multi-core processor performance.There are three main types of communication architecture:Bus system,cross-bar network and on-chip Network.Bus structure designs convenience,low hardware consumption and low cost.Cross-bar suitable for switching network structure of building large-capacity system.On-chip network is higher level,larger on-chip network,which can completely solve the problem of Multi-core architecture,and becomes one of the most promising solutions of multi-core system.The paper discusses three communication architectures about Principle,system structure and function at the same time provides realizations of some units.
机构地区 中国兵器工业第
出处 《电子与封装》 2011年第6期41-48,共8页 Electronics & Packaging
关键词 多核处理器 核间通信 总线结构 交叉开关 片上网络 multi-core processor inter-core communication bus cross-bar on-chip network
  • 相关文献

参考文献9

二级参考文献39

  • 1于行洲,冯洁,查红彬.位移蝶形细分面片的渐进传输[J].计算机辅助设计与图形学学报,2004,16(5):625-631. 被引量:5
  • 2[1]Tobias Bjerregaard,Shankar Mahadevan,"A Survey of Research and Practices of Network-on-Chip",ACM Computing Surveys,Vol.38,Issue 1,2006.
  • 3[2]Partha Pratim Pande,Cristian Grecu,Michael Jones,Andre Ivanov,Resve Saleh,"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures",IEEE Transactions on Computers,vol.54,pp.1024-1040,August,2005.
  • 4[3]S.Kumar et al.,"A Network on Chip Architecture and Design Methodology",Proc.Int'l Symp.VLSI(ISVLSI),pp.117-124,2002.
  • 5[4]W.J.Dally and B.Towles,"Route Packets,Not Wires:On-Chip Interconnection Networks",Proc.Design Automation Conf.(DAC),pp.683-689,2001.
  • 6[5]W.J.Dally and C.L.Seitz,"The Torus Routing Chip",Technical Report 5208:TR:86,Computer Science Dept.,California Inst.Of Technology,pp.1-19,1986.
  • 7[6]F.Karim et al.,"An Interconnect Architecture for Networking Systems on Chips",IEEE Micro,vol.22,no.5,pp.36-45,Oct.2002.
  • 8[7]Marcello Coppola,Riccardo Locatelli,Giuseppe Maruccia,Lorem Pieralisi and AlbertO Scanurra,"Spidergon:a novel on-chip communication network",System-on-Chip,2004.Proceedings.2004International Symposium on,pp.15-18,Nov.2004.
  • 9[8]P.Guerrier and A.Greiner,"A Generic Architecture for On-Chip Packet-Switched Interconnections",Design,Automation and Test in Europe Conference and Exhibition 2000.Proceedings,pp.250-256,March,2000.
  • 10[9]P.P.Pande,C.Grecu,A.Ivanov and R.Saleh,"Design of a Switch for Network on Chip Applications".Proc.Int'l Symp.Circuits and Systems(ISCAS),vol.5,pp.217-220,May,2003.

共引文献15

同被引文献20

引证文献5

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部