期刊文献+

基于交替变游程编码的测试数据压缩方法 被引量:1

Testing Data Compression Technique Based on Alternating Variable Run-Length Coding
下载PDF
导出
摘要 提出了一种新的交替变游程编码的测试数据压缩方案。不像其它文章中仅仅编码连续的"0",该方案采用变长到变长的编码方式对0游程和1游程进行编码。实验数据表明,交替变游程编码能取得较高的压缩效率,能够显著减少测试时间和测试功耗,从而达到降低测试成本的目的。 A new test data compression technique based on alterating variable run-length coding is proposed.It is a variable-to-variable-length code based on encoding lengths of runs of 0s and 1s without limitation on runs of 0s as proposed.Experimental results show that this code can provide a high compression ratio and it also leads to a significant saving in test time,peak and average power,which results in reducing test cost.
出处 《安庆师范学院学报(自然科学版)》 2011年第2期57-60,共4页 Journal of Anqing Teachers College(Natural Science Edition)
基金 安徽省高校优秀青年人才基金项目(No.2010SQRL110) 安徽省高校科学研究项目(No.KJ2010A230)资助 安庆师范学院青年科研基金(No.KJ201007)资助
关键词 测试数据压缩 变长-变长的编码 解压 系统芯片 test data compression variable-to-variable-length codes decompression system-on-a-chip
  • 相关文献

参考文献8

  • 1Li L, Chakrabarty K. Test data compression using dictionaries with fixed -length indices [ A]. Prec of 21th IEEE VLSI Test Symposium, Washington, American, 2003:219-224.
  • 2Chandra A. , Chakrabarty K. System - on - a - chip test data compression and decompression based on internal scan chains and Golomb coding[ J ]. IEEE Transactions on Computer - Aided Design of Integrated Circuits &Systems,2002 , 21:715 - 722.
  • 3Chandra A. , Chakrabarty K.. Frequency -directed run -length (FDR) codes with application to system -on -a- chip test data compression[JJ. In :Proceedings of IEEE VLSI Test Symposium, Marina Del Rey,CA ,2001,42 -47.
  • 4Paul T. Gonciari, Bashir M. A1 - Hashimi, Nicola Nicolici. Variable - length input huffman coding for system - on - a - chip test [ J]. IEEE Transitions on CAD of Integrated Circuits and Systems, 2003, 22(6) : 783 -796.
  • 5梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):548-554. 被引量:70
  • 6詹文法,梁华国,时峰,黄正峰.一种混合定变长虚拟块游程编码的测试数据压缩方案[J].电子学报,2009,37(8):1837-1841. 被引量:16
  • 7Wenfa Zhan, Huaguo Liang, Cuiyun Jiang, Zhengfeng Huang, Aiman E1 - Maleh. A scheme of test data compression based on coding of even 5its marking and selective output inversion[J]. Computers & Electrical Engineering. 2010, 36(5) : 969 -977.
  • 8R Sankaralingam ,R P Oruganti ,N A Touba. Static compaction techniques to control scan vector power dissipation[ A]. IEEE VISI Test Symposium[C] . Montreal,Canada,2000:35 - 40.

二级参考文献20

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:27
  • 2方建平,郝跃,刘红侠,李康.应用混合游程编码的SOC测试数据压缩方法[J].电子学报,2005,33(11):1973-1977. 被引量:20
  • 3Xiang D, Zhao Y, Chakrabarty K, Fujiwara H. A reconfigurable scan architecture with weighted scan-enable signals for deterministic BIST[J]. IEEE Trans on CAD, 2008, 27(6) : 999 - 1012.
  • 4Yinhe Hart, Yu Hu, Xiaowei Li, et al. Embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuit [ J ]. IEEE Transactions on Very Large Scale Integration Systems,2007,15(5) :531 - 540.
  • 5Wenfa Zhan, Huaguo Liang et al. Test data compression scheme based on variable-to-fixed-plus-variable-length coding[J]. Journal of Systems Architecture. 2007, 53 ( 11 ) : 877 - 887.
  • 6Chandra A, Chakrabarty K. System-on-a-Chip test data compression and decompression architectures based on Golomb codes[J]. IEEE Transitions on CAD of Integrated Circuits and System, 2001,20(3) :355 - 368.
  • 7Chandra A, Chakrabarty K. Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length ( FDR ) codes [ J ]. IEEE Transactions on Computers, 2003,52(8) : 1076 - 1088.
  • 8Gonciari P T, Al-Hashimi B M, Nicolici N. Variable-length input huffrnan coding for system-on-a-chip test[ J]. IEEE Transactions on CAD of Integrated Circuits and Systems, 2003,22 (6) :783 - 796.
  • 9Gonciari P T, Al-Hashimi B, Nicolici N. Synchronization overhead in SoC compressed test [ J ].IEEE Transaction on VLSI Systems, 2005,13( 1 ) : 140 - 153.
  • 10Abramovici M., Breuer M., Friedman A.. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990

共引文献78

同被引文献9

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部