期刊文献+

Effect of dummy vias on interconnect temperature variation 被引量:1

Effect of dummy vias on interconnect temperature variation
原文传递
导出
摘要 The number of the dummy via can significantly affect the interconnect average temperature.This paper explores the modeling of the interconnect average temperature in the presence of multiple dummy vias.The proposed model incorporates the multi-via effect into the effective thermal conductivity of the interlayer dielectric (ILD) to obtain accurate results.Using different ILDs,the multi-via effect is analyzed and discussed.Also,the extended applications of the multi-via effect are presented in this paper to obtain the minimum interconnect average temperature increase with a given via separation or number.This study suggests that the multi-via effect should be accounted for in integrated circuits design to optimize the performance and design accuracy of integrated circuits. The number of the dummy via can significantly affect the interconnect average temperature.This paper explores the modeling of the interconnect average temperature in the presence of multiple dummy vias.The proposed model incorporates the multi-via effect into the effective thermal conductivity of the interlayer dielectric (ILD) to obtain accurate results.Using different ILDs,the multi-via effect is analyzed and discussed.Also,the extended applications of the multi-via effect are presented in this paper to obtain the minimum interconnect average temperature increase with a given via separation or number.This study suggests that the multi-via effect should be accounted for in integrated circuits design to optimize the performance and design accuracy of integrated circuits.
出处 《Chinese Science Bulletin》 SCIE EI CAS 2011年第21期2286-2290,共5页
基金 supported by the National Natural Science Foundation of China (60606006) the National Science Fund for Distinguished Young Scholars of China (60725415) the Basic Science Research Fund of Xidian University
关键词 互连 温度变化 集成电路设计 平均温度 平均气温 层间绝缘 优化设计 ILD interconnect modeling interconnect average temperature increase multi-via effect dummy via interlayer dielectric
  • 相关文献

参考文献4

二级参考文献45

  • 1http://www, eas. asu. edu/- ptm/.
  • 2Banerjee K, Amerasekera A 1996 IEEE Int. Electron Devices Meeting Washington, D C, USA, December 8--11,1996 p65.
  • 3Spennagallo N, Codecasa L 2006 Proceedings of the 12^th Therminic Nice, France, September 27--29, 2006 p220.
  • 4Ajami A H 2005 IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 24 849.
  • 5Wang N L,Zhou R D 2004 Int . Conf. on Solid-State and Integrated Circuits Technology Beijing, China, October 18--21,2004 p1088.
  • 6Banerjee K 2000 IEEE Int. Electron Devices Meeting Washington D C, USA, December 10--13,2000 p727.
  • 7Josep A, Antonio R 2002 Thermal Testing of Integrated Circuits ( Boston : Kluwer Academic Publishers) p28.
  • 8Chen D, Li E, Rosenbaum E 2000 IEEE Trans. Computer-Aided Design of lntegrated Circuits and Systems 19 197.
  • 9Trattles J T, O'Neill A G 1993 IEEE Trans. Electron Devices 40 1344.
  • 10Tao J 1996 Proc. Int. Reliability Physics Symp. Washington, D C, USA, September 14--17,1996 p180.

共引文献8

同被引文献1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部