期刊文献+

A new high voltage SOI LDMOS with triple RESURF structure

A new high voltage SOI LDMOS with triple RESURF structure
原文传递
导出
摘要 A novel triple RESURF(T-resurf) SOI LDMOS structure is proposed.This structure has a P-type buried layer.Firstly,the depletion layer can extend on both sides of the P-buried layer,serving as a triple RESURF and leading to a high drift doping and a low on-resistance.Secondly,at a high doping concentration of the drift region, the P-layer can reduce high bulk electric field in the drift region and enhance the vertical electric field at the drain side,which results in uniform bulk electric field distributions and an enhanced BV.The proposed structure is used in SOI devices for the first time.The T-resurf SOI LDMOS with BV = 315 V is obtained by simulation on a 6μm-thick SOI layer over a 2μm-thick buried oxide layer,and its R_(sp) is reduced from 16.5 to 13.8 mΩ·cm^2 in comparison with the double RESURF(D-resurf) SOI LDMOS.When the thickness of the SOI layer increases, T-resurf SOI LDMOS displays a more obvious effect on the enhancement of BV^2/R_(on).It reduces R_(sp) by 25%in 400 V SOI LDMOS and by 38%in 550 V SOI LDMOS compared with the D-resurf structure. A novel triple RESURF(T-resurf) SOI LDMOS structure is proposed.This structure has a P-type buried layer.Firstly,the depletion layer can extend on both sides of the P-buried layer,serving as a triple RESURF and leading to a high drift doping and a low on-resistance.Secondly,at a high doping concentration of the drift region, the P-layer can reduce high bulk electric field in the drift region and enhance the vertical electric field at the drain side,which results in uniform bulk electric field distributions and an enhanced BV.The proposed structure is used in SOI devices for the first time.The T-resurf SOI LDMOS with BV = 315 V is obtained by simulation on a 6μm-thick SOI layer over a 2μm-thick buried oxide layer,and its R_(sp) is reduced from 16.5 to 13.8 mΩ·cm^2 in comparison with the double RESURF(D-resurf) SOI LDMOS.When the thickness of the SOI layer increases, T-resurf SOI LDMOS displays a more obvious effect on the enhancement of BV^2/R_(on).It reduces R_(sp) by 25%in 400 V SOI LDMOS and by 38%in 550 V SOI LDMOS compared with the D-resurf structure.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第7期42-45,共4页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(Nos.60806025,60976060)
关键词 SOI LDMOS double resurf triple resurf REBULF breakdown voltage SOI LDMOS double resurf triple resurf REBULF breakdown voltage
  • 相关文献

参考文献10

  • 1Imam M, Hossain Z, Quddus M, et al. Design and optimization of double-RESURF high-voltage lateral devices for a manufac- turable process. IEEE Trans Electron Devices, 2003, 50(7): 1697.
  • 2Disney D R, Paul A K, Darwish M, et al. A new 800 V lateral MOSFET with dual conduction paths. Proceedings of Interna- tional Symposium on Power Semiconductor Devices & ICs, Os- aka, 2001:399.
  • 3Banerjee S, Parthasarathy V, Manley M. Design of stable 700 V lateral MOSFET for new generation, low-cost off-line SMPS. Proceedings of International Symposium on Power Semiconduc- tor Devices & ICs, USA, 2010:269.
  • 4Luo X R, Wang Y G, Yao G L, et al. High voltage partial SOl LD- MOS with a variable low-k dielectric buried layer and a buried p-layer. IEEE Electron Device Lett, 2010, 31(6): 594.
  • 5Hua T T, Guo Y F, Sheu G. A 2D analytical model of bulk-silicon triple RESURF devices. Proceedings of International Confer- ence on Solid-State and Integrated Circuit Technology, Shanghai, China, 2010:1850.
  • 6Zhang Bo, Duan Baoxing, Li Zhaoji. Breakdown voltage ana- lysis ofa REBULF LDMOS structure with an n+-floating layer. Chinese Journal of Semiconductors, 2006, 27(4): 730.
  • 7Cheng J B, Zhang B, Li Z J. A novel 1200 V LDMOSFET with floating buried layer in substrate. IEEE Electron Device Lett, 2008, 29(6): 645.
  • 8Cheng J B, Zhang B, Li Z J. Longitudinal junction termination technique by multiple floating buffed-layers for LDMOST. Elec- tron Lett, 2008, 44(15): 933.
  • 9Guo Yufeng, Fang Jian, Zhang Bo, et al. A 2D analytical model of SOl double RESURF effect. Chinese Journal of Semiconductors, 2005, 26(4): 764.
  • 10Hossain Z, Imam M, Fulton J. Double-RESURF 700 V N- channel LDMOS with best-in-class on-resistance. Proc Int ISPSD Conf, 2002:137.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部