期刊文献+

结合TRC和Golomb编码的二维测试数据压缩

Two-dimensional test data compression based on TRC-reseeding and golomb encoding
下载PDF
导出
摘要 为有效降低确定性内建自测试的存储要求,提出一种结合扭环计数器TRC和Golomb编码的二维测试数据压缩的确定性内建自测试方案.首先利用基于扭环计数器TRC的测试集嵌入技术对测试集进行垂直压缩,从而减少确定性测试向量的个数;然后利用Golomb编码对垂直压缩所得TRC种子集再进行水平压缩,降低确定性测试向量的位数.基于ISCAS89标准电路的实验结果表明,相对于现有算法,采用本方案所实现的测试电路,存储位数平均减少30%,并且测试控制逻辑电路简单,可重用性好. In order to reduce the storage requirements for the test patterns of deterministic bulit-in self-test(DBIST),a two-dimensional test data compression DBIST scheme based on twisted-ring counter(TRC) and Golomb encoding is proposed.Firstly,the test set embedding technique based on TRC is utilized to achieve the vertical test data compression,which reduces the number of deterministic test patterns.Secondly,the Golomb encoding is used to implement the horizontal compression of TRC seed set,which achieves the reduction of the number of bits of deterministic test patterns.Experimental results for the ISCAS89 benchmark circuits show that the proposed scheme requires 30% less test storage compared with the previous schemes,and that the test control logic of the proposed scheme is simple for all circuits under test,and can be shared among many circuits under test.
作者 高紫俊 许晶
出处 《大庆石油学院学报》 CAS 北大核心 2011年第3期95-98,121,共4页 Journal of Daqing Petroleum Institute
关键词 内建自测试(BIST) 测试数据压缩 Golomb编码 扭环计数器(TRC) built-in self-test(BIST) test data compression Golomb encoding twisted-ring counter(TRC)
  • 相关文献

参考文献18

  • 1Agrawal V, Kime C, Saluja K. A tutorial on built-in self test[J]. IEEE Design & Test of Computers, 1993,10(1) :73-82.
  • 2Andreas. Testing and built-in self-test-A survey[J]. Journal of Systems Architecture, 2000,46:721-747.
  • 3梁华国,聚贝勒.海伦布昂特,汉斯-耶西姆.冯特利希.一种基于折叠计数器重新播种的确定自测试方案[J].计算机研究与发展,2001,38(8):931-938. 被引量:44
  • 4梁华国,蒋翠云.使用双重种子压缩的混合模式自测试[J].计算机研究与发展,2004,41(1):214-220. 被引量:38
  • 5梁华国,方祥圣,蒋翠云,欧阳一鸣,易茂祥.一种选择折叠计数状态转移的BIST方案[J].计算机研究与发展,2006,43(2):343-349. 被引量:12
  • 6周彬,叶以正,李兆麟.基于二维测试数据压缩的BIST方案[J].计算机辅助设计与图形学学报,2009,21(4):481-486. 被引量:8
  • 7Chakrabarty K, Brian T M. Design of built--in test generator circuits using width compression[J]. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 1998,17(10) :1044-1051.
  • 8Chen C A, Gupta S K. Efficient BIST TPG design and test set compaction via input reduction[J]. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 1998,17 (8) : 692 - 705.
  • 9Iyengar V, Chakrabarty K, Murray B T. Deterministic built-in pattern generation for sequential circuits[J]. Journal of Electronic Testing: Theory and Applications, 1999,15(1/2):97-115.
  • 10Chandra A, Chakrabarty N. Test data compression and test resource partitioning for system-on-a-chip using frequency directed run length (FDR) eodes[J]. IEEE Transactions on Computers, 2003,52(8): 1076-1088.

二级参考文献46

  • 1梁华国,刘军,蒋翠云,欧阳一鸣,易茂祥.约束输入精简的多扫描链BIST方案[J].计算机辅助设计与图形学学报,2007,19(3):371-375. 被引量:15
  • 2Kim H S, Kim Y J, Kang S. Test-decompression mechanism using a variable-length multiple polynomial LFSR [J]. IEEE Transactions on Very Large Scale Integration Systems, 2003, 11(4) : 687-690
  • 3Chakrabarty K, Murray B T. Design of built-in test generator circuits using width compression [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1998, 17(10): 1044-1051
  • 4Chen C A, Gupta S K. Efficient BIST TPG design and test set compaction via input reduction [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998, 17(8): 692-705
  • 5Iyengar V, Chakrabarty K, Murray B T. Deterministic built in pattern generation for sequential eireuits[J]. Journal of Electronic Testing: Theory and Applications, 1999, 15(1/ 2): 97-114
  • 6Chandra A, Chakrabarty K. Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes [J]. IEEE Transactions on Computers, 2003, 52(8) : 1076-1088
  • 7Chandra A, Chakrabarty K. Test data compression for system-on a-chip using Golomb codes [C] //Proceedings of IEEE VLSI Test Symposium, Montreal, 2000:113-120
  • 8Gonciari P T, Al-Hashimi B M, Nicolici N. Improving compression ratio, area overhead, and test application time for system-on a-chip test data compression/decompression [C] //Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Paris, 2002: 604-611
  • 9Hellebrand S, Rajski J, Tarnick S, et al. Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers [J]. IEEE Transactions on Computers, 1995, 44(2): 223-232
  • 10Chakrabarty K, Murray B T, Iyengar V. Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters [J]. IEEE Transactions on Very Large Scale Integration Systems, 2000, 8(5): 633-636

共引文献63

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部