期刊文献+

一种低复杂性的伪随机交织器实现方案 被引量:6

A low complexity implementation for the pseudo random interleaver
下载PDF
导出
摘要 分析了随机交织器在Turbo 码中的重要作用,讨论了交织器的设计原则,指出在满足时延要求的前提下,交织深度应与数据帧大小相一致.在此基础上,针对加性白高斯噪声信道和Rayleigh 衰落信道条件,对交织深度与Turbo 码性能的关系进行了计算机模拟,给出了一种采用m 序列的伪随机交织器硬件电路实现方案,其复杂度与分组交织器相同,便于专用集成电路实现. This paper analyzes the important role of the interleaver used in turbo codes, and describes the design rules of the random interleaver under the delay constraint. Then, the effect of the interleaver size on the performance of turbo codes is illustratively characterized over AWGN and flat Rayleigh fading channnels by using a computer. Finally, a hardware implementation scheme for the pseudo random interleaver is presented, which utilizes the m sequence and has low complexity.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 1999年第5期657-660,共4页 Journal of Xidian University
基金 国家自然科学基金
关键词 信道编码 TURBO码 M序列 伪随机交织器 channel coding turbo codes interleaver pseudo random sequence
  • 相关文献

参考文献1

二级参考文献1

  • 1张豫伟,中国科学.E,1996年,12期,534页

共引文献6

同被引文献33

  • 1Berrou C, Glavieux A, Thitimajshima P. Near Shannon Limit Error-correcting Coding and Decoding: Turbo-codes[C]// Proceedings of IEEE Int Conf of Communication(ICC). Geneva: IEEE, 1993: 1064-1070.
  • 2Karim S M, Chakrabarti I. An Improved Low-power High-throughput Log-MAP Turbo Decoder[J]. IEEE Trans on Consumer Electronics, 2010, 56(2): 450-457.
  • 3Wobg C C, Lee Y Y, Chang H C. Reconfigurable Turbo Decoder with Parallel Architecture for 3GPP LTE System[J]. IEEE Trans on Circuits and System II, Express Brief, 2010, 57(7): 566-570.
  • 4Lin C H, Chen C Y, Wu A Y. Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding[J]. IEEE Trans on VLSI Systems, 2011, 19(2): 305-318.
  • 5Martina M, Masera G. State Metric Compression Techniques for Turbo Decoder Architectures [J]. IEEE Circuits and Systems I: Regular Papers, 2011, 58(5): 1119-1128.
  • 6Studer C, Benkeser C, Belfanti S, et al. Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE [J]. IEEE Journal of Solid-State Circuits, 2011, 46(1) : 8-17.
  • 7Erdin E, Kilcioglu C, Yilmaz A O. Implementation and Performance of Parallellised Turbo Decoders [J]. IET Communications, 201], 5(1): 39-50.
  • 8Atluri I, Arslan T. Low Power VLSI Implementation of the MAP Decoder for Turbo Codes through Forward Recursive Calculation of Reverse State Metrics[C]//Proceedings of IEEE Int SOC Conference. Oregon: IEEE, 2003:408-411.
  • 9Choi H M, Kim J H, Park I C. Low-Power Hybrid Turbo Decoding Based on Reverse Calculation[J]. IEICE Trans on Fundamentals of Electronics, Communications and Computer Sciences, 2006, E89-A(3) : 782-789.
  • 10Kwak J, Park S M, Lee K. Reverse Tracing of Forward State Metric in Log-MAP and Max-log-MAP Deeoders[C]// Proceedings of Int Symp on Circuits and Systems. Bangkok: IEEE, 2003: 25-28.

引证文献6

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部