期刊文献+

MASH21 Sigma-Delta调制器的自顶向下设计 被引量:4

Top-Down Design for MASH21 Sigma-Delta Modulator
下载PDF
导出
摘要 提出MASH21调制器的自顶向下设计方法。在系统级,通过系数缩放对积分器的输出进行限制;在电路级,通过积分器的瞬态建模分析运放非理想因素对调制器的影响,并得到SNR和面积功耗最优的设计区域。通过一个数字音频MASH21调制器的设计对此方法进行了验证。该调制器基于TSMC18MMRF工艺实现,在1.8 V的单电压下工作,测试显示调制器的SNDR达到91 dB。 The authors propose a top-down design process for MASH21 modulator. In system level, coefficient scaling is used to limit integrator's output; in circuit level, integrator transient modeling is used to analyze the effect caused by OP's non-ideality, and get the optimized design region for SNR, area and power. A MASH21 modulator for digital audio application is designed to verify the proposed design criteria. This experimental prototype is implemented with TSMC18MMRF, operates under a single 1.8 V power supply, and achieves a measured SNDR of 91dB.
出处 《北京大学学报(自然科学版)》 EI CAS CSCD 北大核心 2011年第4期593-598,共6页 Acta Scientiarum Naturalium Universitatis Pekinensis
基金 深圳市科技计划(QK200610)资助
关键词 MASH21 自顶向下 SIGMA-DELTA 建模 MASH21 top-down Sigma-Delta modeling
  • 相关文献

参考文献9

  • 1Schreier R, Temes G. Understanding Delta Sigma data converters. Hoboken: IEEE Press, 2005:1-18.
  • 2Kester W. The data convertion handbook. Oxford: Elservier, 2005.
  • 3Yang Wenhua, Schofield W, Shibata H, et al. A 100 mW 10MHz-BW CT A~, Modulator with 87 dB DR and 91 dBc IMD // ISSCC Dig Tech Papers. San Francisco, 2008: 498-499, 631.
  • 4Bos L, Vandersteen G, Ryckaert J, et al. A Multirate 3.4-to-6.8 mW 85-to-66 dB DR GSM/Bluetooth/ UMTS cascade DT AX M in 90nm Digital CMOS// ISSCC Dig Tech Papers. San Francisco, 2009: 176-178.
  • 5Rio R D, Medeiro F, P ~rez-Verdfi J M, et al. CMOS cascode Sigma-Delta modulatorss for sensors and telecom. Dordrecht: Springer, 2006.
  • 6Rabbi S. Design of low voltage low power Sigma Delta modulators [D]. Stanford: Stanford University, 1998.
  • 7Ge Binjie, Wang Xin'an, Zhang Xing, et al. Study and analysis of coefficient mismatch in MASH21 sigma-delta modulator. J Semicond, 2010, 31(1): 015007-1-4.
  • 8Ge Binjie, Wang Xin'an, Zhang Xing, et al. Sigma-Delta modulator modeling analysis and design. J Semieond, 2010, 31(9): 095003-5.
  • 9Allen P E, Holberg D R. CMOS analog circuit design. 2nd ed. Oxford: Oxford University Press, 2002.

同被引文献31

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部