期刊文献+

锗硅器件高频噪声的去嵌算法研究

Research on De-Embedding Method of High Frequency Noise for SiGe Device
下载PDF
导出
摘要 提出了一种"开路-直通"的级联结构的二端口网络的晶体管高频噪声去嵌结构以及与此相关的基于噪声相关性矩阵的去嵌方法。和传统的需要配备两个"直通"结构的方法相比较,该结构及方法在版图配合的基础上,只需要使用一个"开路"结构和一个"直通"结构,而且多个不同尺寸的被测试器件结构可以共用一个直通去嵌测试结构进行测试及去嵌,结果显示,使用该方法测试及去嵌后的精度几乎不受影响。该方法的意义在于能极大地减少硅片上直通去嵌测试结构的数量从而节省硅片面积;同时,又减少了测试时间、提高了测试效率,极大地降低了成本。 A new 'open-thru' high frequency noise de-embedding structure of a cascade two-port network and the related method based on the noise correlation matrix were presented.Comparing with the traditional method which need two 'thru' structures,this new method need only one 'thru' structure with the assistance of the layout,further more,the devices under test with various sizes can use the same designed 'thru' structure for testing and de-embedding.The result shows that by using this method the precision is almost not impacted after testing and de-embedding.The significance is that it can greatly decrease the amount of the 'thru' structure and save the wafer area,meantime,it decreases the measurement time,improves the measurement efficiency and saves the cost.
出处 《半导体技术》 CAS CSCD 北大核心 2011年第8期598-603,共6页 Semiconductor Technology
关键词 高频噪声 噪声系数 去嵌 噪声相关性矩阵 锗硅器件 high frequency noise noise figure de-embedding noise correlation matrix SiGe device
  • 相关文献

参考文献6

  • 1CHEN C H, DEEN M J. High frequency noise of MOSFETs I modeling [ J ]. Solid-State Electronics, 1998, 42 (11): 2069-2081.
  • 2AUFINGER K, BOCK J. A straightforward noise de- embedding method and its application to high-speed silicon bipolar transistors [ C]//Proceedings of the 26th ESSDERC. Bologna, Italy, 1996: 957-960.
  • 3CHEN C H, DEEN M J. A federal procedure for high- frequency noise parameter de-embedding of MOSFETS by taking the capacitive effects of metal interconnections into account [C]// Proceedings of the IEEE 2001 Int Conference on Microelectronic Test Structures. Kobe, Japan, 2001, 14 (3): 109-114.
  • 4HILLBRAND H, RUSSER P. An efficient .method for computer-aided noise analysis of linear amplifier networks[J]. IEEE Transactions on Circuits and Systems, 1976, 23 (4): 235-238.
  • 5EO Y, EISENSTADT W R. High-speed VLSI interconnect modeling based on S-parameter measurements [J]. IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1993, 16 (5): 555-562.
  • 6HO I T, MULLICK S K. Analysis of transmission lines on integrated-circuit chips [ J3. IEEE Journal of Solid- State Circuits, 1967, 2 (4): 201-208.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部