期刊文献+

基于位跳变相容的多扫描链压缩方法 被引量:4

Multiple scan chains compression method based on bit-transition compatibility
下载PDF
导出
摘要 通过对数据块进行相容性分析发现,大多数数据块之间的不相容只是由于其中极少部分的对应位不相容导致的。针对这种情况,本文提出了一种基于跳变位相容的测试数据压缩方法,将这些数据块归入同一组中,用同一个Huffman码字来表示,并用字典编码来表示这些跳变位在数据块中的位置,从而提高短码字数据块的出现频率和减少不能采用码字编码的数据块个数,进而提高压缩率。基于ISCAS-89标准电路的实验结果与已有的传统的Selective Huffman编码技术相比,本方案的压缩率平均提高了12.18%,最大压缩率达到了92.55%。 Analysis of the data block compatibility finds that some data blocks of the test data are incompatible just because of very small part of incompatible corresponding bits.In response to this situation,the paper proposes a novel test data compression technique using bit-transition compatibility,which put these data blocks in the same group,used the same Huffman code word to be indicated,and used a dictionary encoding to indicate the bit transition positions in the data blocks.Therefore,it can enhance the frequency of the data blocks encoded by short code word and reduced the number of the data blocks not encoded so that it provides a substantial improvement in the compression ratio.The experimental results based on ISCAS-89 benchmark circuits and compared our results with existing Selective Huffman-based compression techniques,our algorithm outperforms by up to 12.18%,giving a best possible test compression of 92.55%.
出处 《电子测量与仪器学报》 CSCD 2011年第7期654-660,共7页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金(编号:60876028)资助项目 安徽省自然科学基金(编号:090412034)资助项目 安徽高校省级自然科学研究重点项目(编号:KJ2010A269)资助项目
关键词 位跳变相容 跳变码 压缩/解压 bit-transition compatibility bit-transition code compression/decompression
  • 相关文献

参考文献15

  • 1MIHIR A S, JANAK H E Enhancement of the illinois scan architecture for use with multiple scan inputs[C]. IEEE Computer Society Annual Symposium on VLSI, 2004: 167-172.
  • 2俞洋,彭喜元,张毅刚.基于重复子向量的测试数据压缩算法[J].仪器仪表学报,2009,30(2):356-361. 被引量:15
  • 3CHANDRA A, CHAKRABARTY K. Test data compres- sion and decompression based on internal scan chains and Golomb coding[J]. IEEE Transactions on Com- puter-Aided Design of Integrated Circuits and Systems, 2002, 21 (6): 715 -722.
  • 4CHANDR A, CHAKRABARTY K. Test data compres-sion and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes [J]. IEEE Transactions on Computers, 2003, 52(8): 1076- 1088.
  • 5梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):548-554. 被引量:70
  • 6WURTENBERGER A, TAUTERMANN C S, HELLE- BRAND S. A hybrid coding strategy for optimized test data compression[C]. Charlotte: Proceedings of IEEE International Test Conference, 2003:451-459.
  • 7GONCIARI P T, AI-HASH1MI B M. Variable-length in- put huffman coding for system-on-a-chip test[J]. IEEE Trans. On CAD, 2003: 783-796.
  • 8JAS A, GHOSH D J, EG M, et al. An efficient test vector compression scheme using selective huffman coding[J]. IEEE Trans. Computer-Aided Design, 2003, 22: 797-806.
  • 9XRYSOVALANTIS K, EMMANOUIL K, DIMITRIS N.Optimal selective huffman coding for test-data com- pression[J]. IEEE Transactions on Computers, 2007, 56: 1146-1152.
  • 10欧阳一鸣,邹宝升,梁华国,黄喜娥.基于部分游程翻转的SoC测试数据压缩[J].电子测量与仪器学报,2010,24(1):23-28. 被引量:14

二级参考文献41

  • 1KHOCHE A, RIVOIR J. I/O bandwidth bottleneck for test :Is it real[ C ]. IEEE TRP International Test Conference, 2000:2.3-1-2.3-6.
  • 2CHANDRA A, CHAKRABARTY K. System-on-a-chip test-data compression and decompression architectures based on golomb codes [ J ]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2001,20 ( 3 ) : 355-368
  • 3CHANDRA A, CHAKRABARTY K. Frequency-directed run length (FDR) codes with application to system-on-achip test data compression[ C]. Proc. of IEEE VLSI Test symposium, Marina Del Rey, Ca, 2001:42-47.
  • 4JAS A, GHOSH-DASTIDAR J, NG, et al. An efficient test vector compression scheme using selective Huffman coding[ J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2003, 22 (6): 797 -806.
  • 5GONCIARI P T, A1-HASHIMI. Variable-length input Huffman coding for system-on-a-chip test [ J ]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2003,22(6) :783-796.
  • 6HSU F, BUTLER K, PATEL J. A case study on the implementation of the Illinois scan architecture [ C ]. Proceedings of International Test Conference, Baltimore, MD, 2001:538-547.
  • 7SHI Y H, TOGAWA N, KIMURA S, et al. FCSCAN: An efficient muhiscan-based test compression technique for test cost reduction[ C]. Proceedings of the Asia and South Pacific Design Automation Conference, Yokohama, Japan, 2006:653-658.
  • 8TEHRANIPOOR M, NOURANI M, CHAKRABARTY K. Nine-coded compression technique for testing embedded cores in SoCs [ J ]. IEEE Transactions on Very Large Scale Integration Systems, 2005,13 (6) :719-731.
  • 9LI L, CHAKRABARTY K, KAJIHARA S, et al. Efficient space/time compression to reduce test data volume and testing for IP cores[ C]. Proceedings of the 18th International Conference on VLSI Design, Kolkata, India, 2005:53-58.
  • 10LIN S P, LEE C L, CHEN J E, et al. A muhilayer data copy test data compression scheme for reducing shifting-in power for multiple scan design[ J ]. IEEE Transactions of Very Large Scale Integration Systems, 2007,15 (7) :767- 776.

共引文献86

同被引文献51

引证文献4

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部