期刊文献+

A low drift curvature-compensated bandgap reference with trimming resistive circuit 被引量:4

A low drift curvature-compensated bandgap reference with trimming resistive circuit
原文传递
导出
摘要 A low temperature drift curvature-compensated complementary metal oxide semiconductor (CMOS) bandgap ref-erence is proposed.A dual-differential-pair amplifier was employed to add compensation with a high-order term of TlnT (T is the thermodynamic temperature) to the traditional 1st-order compensated bandgap.To reduce the offset of the amplifier and noise of the bandgap reference,input differential metal oxide semiconductor field-effect transistors (MOSFETs) of large size were used in the amplifier and to keep a low quiescent current,these MOSFETs all work in weak inversion.The voltage reference's temperature curvature has been further corrected by trimming a switched resistor network.The circuit delivers an output voltage of 3 V with a low dropout regulator (LDO).The chip was fabricated in Taiwan Semiconductor Manufacturing Company (TSMC)'s 0.35-μm CMOS process,and the temperature coefficient (TC) was measured to be only 2.1×10 6/°C over the temperature range of 40-125 °C after trimming.The power supply rejection (PSR) was 100 dB @ DC and the noise was 42 μV (rms) from 0.1 to 10 Hz. A low temperature drift curvature-compensated complementary metal oxide semiconductor (CMOS) bandgap ref- erence is proposed. A dual-differential-pair amplifier was employed to add compensation with a high-order term of TInT (T is the thermodynamic temperature) to the traditional 1 st-order compensated bandgap. To reduce the offset of the amplifier and noise of the bandgap reference, input differential metal oxide semiconductor field-effect transistors (MOSFETs) of large size were used in the amplifier and to keep a low quiescent current, these MOSFETs all work in weak inversion. The voltage reference's temperature curvature has been further corrected by trimming a switched resistor network. The circuit delivers an output voltage of 3 V with a low dropout regulator (LDO). The chip was fabricated in Taiwan Semiconductor Manufacturing Company (TSMC)'s 0.35-gm CMOS process, and the temperature coefficient (TC) was measured to be only 2.1× 10^-6/℃ over the temperature range of-40-125℃ after trimming. The power supply rejection (PSR) was -100 dB @ DC and the noise was 42 μV (rms) from 0.1 to 10 Hz.
出处 《Journal of Zhejiang University-Science C(Computers and Electronics)》 SCIE EI 2011年第8期698-706,共9页 浙江大学学报C辑(计算机与电子(英文版)
基金 Project (No.2008ZX01020-001) supported by the National Science and Technology Major Project,China
关键词 Voltage reference Bandgap Temperature compensation Low drift Resistive trimming Voltage reference, Bandgap, Temperature compensation, Low drift, Resistive trimming
  • 相关文献

参考文献17

  • 1Alan, H., 2006. The Art of Analog Layout (2nd Ed.). Pub- lishing House of Electronics Industry, Beijing, China, p.200-212.
  • 2Atrash, A.H., Aude, A., 2004. A Bandgap Reference Circuit Utilizing Switching to Reduce Offsets and a Novel Technique for Leakage Current Compensation. 2nd An- nual IEEE Northeast Workshop on Circuits and Systems, p.297-300. [doi:10.1109/NEWCAS.2004.1359090].
  • 3Behzad, R., 2005. Design of Analog CMOS Integrated Cir- cuits. Tsinghua University Press, Beijing, China, p.27, 381.
  • 4Brito, J.RM., Bampi, S., Klimach, H., 2007. A 4-bits Trimmed CMOS Bandgap Reference with an Improved Matching Modeling Design. IEEE Int. Syrup. on Circuits and Sys- tems, p. 1911-1914. [doi: 10.1109/SGAS.2007.378348].
  • 5Ekekwe, N., Etienne-Cummings, R., 2008. A 5-bits Precision CMOS Bandgap Reference with On-chip Bi-directiona! Resistance Trimming. 51st Midwest Symp. on Circuits and Systems, p.257-260. [doi:10.1109/MWSCAS.2008. 4616785].
  • 6Filanovsky, I.M., Bai, B., Moore, B., 2009. A CMOS Voltage Reference Using Compensation of Mobility and Thresh- old Voltage Temperature Effects. 52nd IEEE Int. MidwestSymp. on Circuits and Systems, p.29-32. [doi:10.1109/ MWSCAS.2009.5236161].
  • 7Ge, G., Zhang, C., Hoogzaad, G., Makinwa, K., 2010. A Single- Trim CMOS Bandgap Reference with a 3r Inaccuracy of 0.15% from -40 C to 125 C. IEEE Int. Solid-State Circuits Conf., p.78-79. [doi:10.1109/1$SCC.2010.5434 O4Ol.
  • 8Gray, ER., Hurst, RJ., Lewis, S.H., Meyer, R.G., 2003. Analysis and Design of Analog Integrated Circuits (4th Ed.). Higher Education Press, Beijing, China, p.317-320.
  • 9Ivanov, V., Spady, D., 2005. Zero Voltage Class AB Minimal Delay Output Stage and Method. US Patent 0030097.
  • 10Ka, N.L., Mok, P.K.T., Chi, Y.L., 2003. A 2-V 23-gA 5.3-ppm/C curvature-compensated CMOS bandgap voltage reference. IEEE J. Sol.-State Circ., 38(3):561- 564. [doi:lO.1109/JSSC,2002.808328].

同被引文献27

引证文献4

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部